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ABSTRACT 
This thesis examines a new market for satellite communication serving small 
fixed-station business systems. This market requires transmission between a large 
number of smaller and cheaper earth terminals. The traffic requirements for satellite 
business services in -Europe by the year 2000 have been reviewed. An advanced 
regenerative on-board processing business satellite with 13 spot-beams for the 
European coverage was then proposed to meet the expected traffic growth. This satellite 
system is designed to meet the needs of the user rather than, as traditionally, the user 
fitting in with the satellite. SCPC/FDMA and R-TDMA (reservation-TDMA) multiple 
access schemes were found to be most suitable for the proposed system serving many 
small users whose traffic was mixed voice, data and video. The architecture of the 
satellite payload has been studied and two main functional blocks, transmultiplexer 
and baseband switch were identified. The use of the transmultiplexer is to transform 
the FDM channels into TDM and the baseband switch is to provide full connectivity 
between all the stations so that the revolutionary idea of having a "switchboard in the 
sky" can be realised. 
The development work for the baseband switch is reported in detail in this thesis 
together with a comparison of different architectures for the baseband switch. A 
proof-of-concept model for the baseband switch was designed, built and tested. From 
the test results, the feasibility of implementing the baseband switch using the chosen 
architecture was proved. 
Another main area studied in this thesis was device technology. The present and 
future capability of bipolar, CMOS and GaAs technology has been investigated 
concentrating mainly on digital devices and semi-custom technology. Since the satellite 
is operating in an hostile environment, it has been necessary to study the effects of 
radiation on semiconductor devices. The outcome of these studies indicate that it is 
very promising to launch such advanced satellite payloads in the late 1990's. 
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CHAPTER 1 INTRODUCfiON 
1.1 Background 
Commercial satellite systems have been in operation for more than two decades and 
satellite business is sharing a great part of the telecommunication market. The advent of 
satellites ｾ｡ｳ＠ had significant impact on the social and cultural activities of the human race. 
Distance is no longer an obstacle. People living far apart can talk to each other by telephone. 
The news from different parts of the world can be watched whenever we switch on the 
television set. People from different countries now understand each other more and co-operate 
and do business with each other to bring peace and prosperity to the world. 
During the first two decades of international commercial satellite communications, the 
capacity of communications satellite increased from 240 telephone channels in INTELSAT I to 
about 80000 equivalent voice channels in the INTELSAT VI satellite series. Communications 
satellites have proven to be a successful means of providing international communications. The 
remarkable growth in this period was spearheaded by technological advances in spacecraft and 
terrestrial communications equipment. These led to the continued increase in available 
spacecraft power and bandwidth: and the use of bandwidth and power efficient modulation. 
coding and multiple-access techniques. 
These conventional satellites can be regarded as a ·cable in the sky· because they merely 
relay trunks of traffic from one earth station to another. Their payloads consisting of low-
power transmitters and small aperture antennas are relatively simple. In order to achieve 
communications with them. earth stations must be equipped with large antennas (e.g. 30 m in 
diameter). low noise receivers and high power (8 kW) amplifiers which transmit signals of a 
megawatt or more of radiated power (e.i.r.p. = lOOdBW) when combined with / the high gain 
antenna. This results in a configuration with low cost satellites and very large and expensive 
earth stations. Such a configuration is economical only when the earth stations, serving as 
national gateways. collect all the traffic from the national terrestrial networks and send them 
to the other countries via the satellites. 
The above communications system configuration is operating successfully and perfectly 
but the emergence of optical fibres is now threatening the traditional role of satellite systems. 
For instance, in 1988, a fibre optic cable will be placed in service across the Atlantic Ocean to 
- ----- --- _ ________________ ____. 
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provide 37500 circuits by combining speech interpolation and low-rate encoding. Such fibre 
systems will definitely have dramatic effects on the growth of the European satellite business. 
In order to remain competitive. satellite system designers and engineers must seek more cost-
effective methods of operation which can make full use of the inherent merits of satellite 
communications. 
Also. the users are now expecting more variety of services, besides the traditional 
telephone and television services. In this information age. data communication from user to 
user is becoming widespread and new services such as business data communication. 
teleconferencing, electronic mail ... etc are emerging. The Integrated Services Digital Network 
(ISDN) is being developed to provide digital services in a world-wide scale. Another fast 
growing market is the mobile, including land. maritime and aeronautical. communications 
service and satellite communications should be superior in this area. Concurrent with these 
changes. the market is driving the satellite system architecture to provide a variety of cost-
effective services to a growing number of customers. 
Under the pressure of the terrestrial rival and the driving force of the marketplace. the 
application of satellite links in trunking roles is being pushed towards lower layers of the 
transmission hierarchical structure. The satellite is required to communicate with the many 
distributed earth stations located near traffic origins. If the earth stations are installed in the 
user's premises. the elimination of the terrestrial links should reduce the service cost. The 
satellite multiple accessing capability allows itself to serve all the covered area; including those 
areas where cable is uneconomical. In this system architecture. the earth stations must be small 
and cheap and hence the traditional design roles played by the earth and space segment is now 
being reversed. 
This new generation of satellites may incorporate multiple high gain spot beams, on-board 
regeneration. on-board switching and processing; it is better called as intelligent satellite. The 
employment of multiple spot-beams can concentrate the useful signal energy to obtain high 
G/T and high e.i.r.p. which compensate for the lower earth station antenna gain. Also. the 
satellite capacity can be multiplied by reusing the allocated frequency bands. One disadvantage 
of having a multiple spot-beam system is that some switching mechanism must be included in 
the payloads to provide the necessary connectivity amongst the beams. A rudimentary way is 
to use a microwave switch matrix. An example of this is the SS/TDMA system used in the 
INTELSAT VI series. 
. - . ... - . ·-·. ------ -· .. . . Ｍ Ｍ ＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭｾ＠
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The on-board demodulation and remodulation process inherently regenerates the signal 
and results in significant improvements in overall link performance. This will also benefit the 
small earth stations. Furthermore. availability of the baseband signal will facilitate on-board 
signal processing. Channel switching can now be achieved by a baseband switch. A 
sophisticated baseband switch would include time switching stage and space switching stage 
and behaves like a terrestrial telephone switching centre. Forward error encoding/decoding can 
be utilised to compensate the fading of individual link. On-board bit rate conversion allows the 
system to support different sizes of earth stations. A very powerful on-processor can act as a 
network controller to deal with the demand assignment multiple access. All these on-board 
processing can further increase the effectiveness and flexibility of satellite communications. 
There is no doubt that only the development of this type of intelligent satellites would 
meet the increasing competition from the terrestrial communication media and also provide a 
variety of new services to satisfy the users. The intelligent satellite will eventually act as a 
'switchboard in the sky' and serve those networks tailored to meet the user's requirements. 
Satellite engineers are facing the challenges to develop such complicated satellites. Subsystems 
such as on-board baseband switch. multi-carrier demodulator. phased array antenna. control 
processors ... etc are needed to be developed first. Further researches on fault tolerant 
hardware and software must be carried out in order to achieve a system with high reliability. 
1.2 Organisation of the thesis 
The evolution of satellite communications systems is reviewed in chapter 2. This 
evolution can be divided into five stages and the main technological innovations in the past 
leading to the rapid growth of the satellite industry are mentioned briefly. The future trends of 
the communications market are examined in order to establish the future satellite system 
scenario. It is found that a new generation of satellites is required in this new scenario. Such 
satellite is referred to as intelligent satellite because its payloads will incorporate complex and 
powerful electronic circuits. It is mainly a multi-spot beam system with on-board regeneration 
and on-board processing. The advantages of having regenerative transponders and the types of 
on-board processing which would increase the effectiveness of satellite systems will be 
explained in this chapter. The final part of the chapter will review the current advanced 
satellite programs around the world. 
- -. -. ··----- ＭＭＭＭ Ｍ ﾷ ＭＭ ＭＭＭ ＭＭＭＭＭＭＭＭＭＭＭＭ ＭＭ ＭＭＭＭＭＭＭＭｾ＠
-4-
In chapter 3. an European business satellite system employing the intelligent satellite 
mentioned in the previous chapter is proposed. The business traffic requirements in Europe by 
the year 2000 is reviewed and several possible system scenarios are considered. It is found that 
only the use of multiple spot beams and on-board regenerative processing can satisfy the 
European business market by the year 2000. Following this decision. the baseline of the 
proposed business satellite system is defined. 
The scope of the thesis moves to device technology in chapter 4 & 5. This area of study is 
closely linked to the development of the proposed business satellite system. It is relatively 
easier to conceive a perfect system which can provide a variety of low cost and efficient 
services. However. it will not contribute to our society if it cannot be implemented 
realistically. The first sections of chapter 4 examine the state-of-the-art of silicon (Si) device 
technology. The emphasis is placed on the digital custom ICs and memory devices because they 
are the most common devices being utilised in the implementation of the advanced on-board 
regenerative transponder. Similar study is also carried out for gallium arsenide (GaAs) 
technology. The present and near-future capability of both Si and GaAs technology have been 
investigated and the output of this study has provided guidelines to engineers about the 
availability of different device technology in the early 1990's. Engineers can then predict 
whether a transponder design can be implemented within certain time-scale. 
The specific topic of radiation effects on semiconductor devices is discussed in chapter 5. 
Unlike the terrestrial system. satellites are operating in an hostile environment in which the 
high radiation intensity will degrade the reliability of the many electronics on-board the 
satellite. The several types of radiation damage on semiconductor material are introduced first 
in this chapter. The radiation spectrums of the common satellite orbits are reported. from 
which the radiation hardness requirements of those components utilised in a satellite have been 
estimated. Different families in the semiconductor technology respond differently to different 
types of radiation and suffer different extents of damages. The radiation hardness of Si bipolar. 
Si MOS and GaAs devices have been studied which shows that the ranges of devices suitable 
for satellite applications are further limited. One type of radiation damages is single event 
upset (SEU) which would upset the logic level of a storage node inside those devices such as 
memory chips and microprocessors. Since they are very common devices. SEUs on these two 
devices are further investigated and discussed at the end of this chapter. 
l 
-5-
Development of the on-board baseband switch which is one of the main themes of this 
thesis is presented in detail in the following two chapters. Since the advent of multi-beam 
system. certain switching mechanisms are employed in the satellite to provide the connectivity 
amongst the beams. There are several generations on this on-board switching unit and this 
evolution is reviewed first. The baseline of the on-board switching unit required by the 
proposed business system is then defined. Several possible architectures for this on-board 
switch are considered which leads to the decision that T -S-T switch and memory switch are 
the better choices. Detail comparison between these two switching structures are carried out. 
The comparisons including the mass. power consumption. blocking probability. extension 
capability. control. delay. reliability and system layout are reported. A summary of these 
comparisons is included in the last section which indicates that memory switch is preferred for 
implementing the proposed on-board baseband switch. 
Following the decision in chapter 6. a proof-of-concept (POC) baseband switch model is 
developed and reported in chapter 7. The aim. scale and main blocks of the POC model are 
introduced first. The development has undergone three phases. In the first phase. a switch 
operating in static mode was developed. The success of this phase has motivated the 
continuation of the development work. The switch was then modified to demonstrate the 
dynamic switching mode which will be required in the flight mode. The hardware. software. 
testing and results of the POC model are fully reported in this chapter. Before the completion 
of the development work. the scheduling software for the on-board switch was also developed. 
The software and allocation algorithms being used are described in section 7.4. 
The final chapter provides a conclusion to the work presented in the previous chapters 
and concludes with a brief discussion on possible future work. 
! 
- .... -·- - -··- - ＭＭＭＭＭＭＭＭ ＭＭＭＭ ＭＭＭＭＭＭＭＭ ＭＭＭＭＭＭＭＭＭｾ＠
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CHAPTER 2 SATELLITE COMMUNICATIONS SYSTEMS 
2.1 Historical overview [1-8] 
Compared with other telecommunication technologies, satellite communications has a 
rather short history of about 30 years. Within this period, many developments have taken 
place to make satellite communications technology become a mature telecommunication 
technology. In retrospect. the development of satellite communications systems in these few 
decades can be divided into several stages (Table 2.1) 
before 1957 
1957-1963 
1964-1972 
1973-1981 
Table 2 .1: · Different stages of satellite communications systems 
A) The Early Years [5-8] 
The novel idea of placing a satellite high up in the sky for communication first appeared 
in an article [9] written by a British wireless operator. A.C.Clarke, in 1945. Understanding that 
the force of gravity diminishes as the object gets further away from the Earth, Clarke knew 
that at 35800 km above the equator. if an object could travel as fast as the earth itself rotated 
on its axis (11070 km per hour). it would not need additional acceleration to stay aloft. To an 
observer on earth. it would appear to hang motionless over one spot. This was called the 
geostationary phenomenon. Combining his knowledge in rocket and microwave engineering. he 
proposed to launch a satellite acting as a radio antenna into the geostationary orbit using 
rockets based on the German V-2 work during the war. He realised that. from so high up. the 
visible horizon would be enormous. wider than any that could be seen from a ground-rooted 
tower. He calculated the area to be nearly one-third the surface of the earth. Hence. he 
recognised that three satellites, equally spaced around the equator. could cover the whole earth 
(except the poles) with radio signals. He foresaw the possibility of active satellite repeaters 
whose electric power was generated by panels of solar cells. He also envisioned direct 
broadcasting of television signals from a satellite to home TV receivers. However. this paper 
was not given much credence at that time. 
-7-
Before mankind could launch a satellite by rocket, the Earth•s natural satellite, the 
moon, was an obvious candidate for demonstrating Clarke·s idea. In July 1954, the U.S. Navy 
successfully made use of the moon Reflections to transmit voice messages. Between 1956 and 
1962, the U.S. Navy has maintained a communication link between Washington, DC, and 
Hawaii using moon Reflections. The power used was 100 kW, with 26m diameter antennas at 
430 MHz. 
B) The Experimental Years 
passive satellites 
Instead of the moon. a large metallised balloon acting as a reflector was also tried at that 
time. The Echo experiment which was one of many experiments. was the joint effort of Bell 
Telephone Labs. NASA and JPL. In 1960, Echo 1 (a large metallised balloon), was placed into 
medium altitude (1500 km) orbit and successful communications across the United States were 
first established in early August between Goldstore, CA and Holmdel, NJ at frequencies of 960 
MHz and 2290 MHz. Later in the same month. the first transatlantic transmission occurred 
between Holmdel and a French receiving station. Since electromagnetic waves generated by an 
earth transmitter were scattered by the balloon, huge earth transmitters and very low noise 
receivers were needed to transmit a small amount of data slowly. For instance, only one part 
in 1018 of._the transmitted power (10 kW) was returned to the receiving antenna. These were 
called passive satellites because they did not have any electronic equipment on-board. As soon 
as space-qualified electronics and practical solar-cell power systems became available, active 
satellites replaced passive satellites. An active satellite is one which receives the signal from 
earth. translates its frequencies as required, amplifies and re-transmits the signal to Earth. The 
inefficient use of transmitted power was a major disadvantage of passive satellites as orbital 
altitude increased. Hence. after the early experimental trials, all subsequent satellite 
communication experimental and operational systems were of the active type. 
active satellites 
The world·s first active low-orbit satellite was launched by the Russians before the US 
Echo Experiment in October 1957. This satellite, Sputnik 1 had transmitted telemetry 
information for 21 days. The success of it led to a rapid acceleration of the American space 
programme and the Explorer 1 was launched in January 1958. It transmitted telemetry 
information for nearly five months and the radiation belt around the earth. later named after 
- - ---- - --- -· ---------------------1 
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the American scientist van Allen. was discovered in this mission. The first active satellite used 
to relay terrestrial communications was the US Score. launched on 18 December 1958. which 
broadcast President Eisenhower·s Christmas messages to the world with a power of 8 Watts. 
It was a delay-repeater satellite receiving signals from earth at 180 MHz; which were stored on 
tape and later retransmitted at 122 MHz. It was battery powered but only worked for 12 days. 
Its orbit was rather low with perigee 182 km and apogee 1048 km. In 1960. the US Army had 
also launched a similar . type of satellite. Courier. successfully. Breakthroughs in active 
communication satellite technology were made in the following projects. Telstar. Relay and 
Syncom. 
Project Telstar was begun by AT&T and developed by the Bell Laboratories. Telstar 1. a 
sphere of approximately 87 em diameter with a weight of 80 kg. was launched on 10 July 
1962. It provided the world·s first transatlantic relay of television signals. However. it only 
lasted for a few weeks because its electronic circuitry was damaged by radiation in the van 
Allan belt. An identical but radiation resistant satellite. Telstar II. was successfully launched 
on 7 May 1963. Like its predecessor. it provided 600 experimental telephone channels and one 
TV channel. Both satellites had a transmitted power of 2.25 W. with an RF bandwidth of 50 
MHz at 6/4 GHz. The Telstar system using low orbit satellites with an apogee of 5600 km and 
a period of two and a half hours was visible only for brief periods. 
The US government was carrying similar experiments at that time. In December 1962. 
NASA launched a satellite. Relay 1. built by the Radio Corporation of America (RCA) to 
experiment with the transmission of voice. video and data. 
With the demonstration of this technology. the United States Congress proceeded to 
exploit the commercial uses on an international basis. The Congress proposed to establish a 
government-owned entity to conduct this research and development but the common carrier 
industry. led by AT&T. also wanted to own and operate such an organisation. The result of 
these debates was the Communication Satellite Act of 1962. which led to the establishment of 
the Communications Satellite Corporation (COMSAT) in 1963. COMSAT·s Board of Directors 
were to be made up of one third each of government. common carrier. and company-appointed 
directors. This act stated the first communications satellite policy which was that the COMSAT 
Corporation was to bring into existence a single global communications satellite system. 
All of the satellites described so far are low orbit satellites. They had the advantages of 
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easier launching and shorter propagation time. However, they were not available at all times 
for any pair of earth stations. Earth stations also needed to track the satellite and this 
tracking could be avoided by employing Clarke's idea in which satellites were visible to one-
third of the earth. Geostationary satellites had a serious limitation of having long propagation 
delay which was about 250 ms for one hop. Also, in the early 1960's, the launch vehicles were 
barely capable of placing payloads into the geostationary orbit, and the problems of 
maintaining a satellite, properly pointed and held on station were formidable. The NASA's 
SYNCOM program was configured to meet these challenges. 
In Feb. 1963, Syncom 1 was launched into the geostationary orbit for the first time but it 
was lost at the point of orbit injection. At the second attempt. Syncom II was launched 
successfully into the geostationary orbit on 26 July 1963. It had an orbital inclination of 33° 
degrees. because the propulsion stages did not have the capability of driving the satellite into 
an equatorial orbit from the Cape Canaveral launch site. The initial mass in orbit was only 39 
kg. The satellite received signals in the 7350-7370 MHz band, and re-transmitted in the 1800-
1820 MHz band using a 2 Watt Traveling Wave Tube Amplifier (TWTA). This was the first 
successful relay of communications via an earth synchronous satellite. Syncom Ill, launched on 
19 August 1964, was similar to Syncom II, but the increased capacity of the launch vehicle 
permitted a synchronous equatorial orbit. It was used to relay the events of the 1964 Olympics 
in Tokyo to America in October, and this started the practical transoceanic TV transmission. 
The success of Syncom II and III marked the start of another era in the history of satellite 
communications. 
C) The Global-synchronous era 
In response to a United Nations resolution calling for satellite-borne communications to 
be available to the nations of the world as soon as practicable on a global and non-
discriminating basis, the consortium called the International Telecommunication Satellite 
Organisation (INTELSAT) was formed in July 1964. The interim agreements were signed on 20 
Aug. 1964 by 11 sovereign nations. The agreements concerned the space segment of the 
satellite. including the earth stations for telemetry and control of the system. The earth 
stations owned by the individual country should follow certain technical criteria defined by 
INTELSAT. As was expected. COMSAT held the dominant position at that time. The first 
major decision made by INTELSAT was the establishment of a global satellite system using 
geostationary satellites. 
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The first communication satellite for commercial operation. INTELSAT I, or more 
commonly called Early Bird was launched on 6 Apri11965 from Cape Kennedy and placed in 
orbit over the Atlantic. Two years later followed the INTELSAT II series: one was placed over 
the Atlantic Ocean and two over the Pacific. By the end of 1968 and the early 1969. INTELSAT 
III satellites having greater capacity than the earlier types were placed in orbits over the 
Atlantic. the Pacific and the Indian Oceans. In this way almost every part of the world could 
be reached by satellite. 
All subsequent generations of satellites have been larger and provided greater capacity (as 
illustrated in Fig 2.1). INTELSAT I. a cylindrical spacecraft 72 em in diameter and 59 em 
long. weighed only 68 kg at launch and provided just 240 telephone circuits or one TV channel 
between North America and Europe. To date. there have been five generations of INTELSAT 
satellites and the new generation. INTELSAT VI satellite series which are due for launch 
between 1989 and 1991 can provide up to 80000 voice circuits. This tremendous jump in 
capability is the result of many technical innovations which will be described in the next 
section. 
At the same time. the number of members of INTELSAT and the number of earth 
stations working with the system rapidly increased . Now, over 160 countries or territories are 
served by INTELSAT. 
The other international organisation providing communications space segment and earth 
station facilities for its membership is INTERSPUTNIK. It was founded in November 1971 
with 14 signatory members: the Soviet Union. the six Warsaw Pact nations. Mongolia, 
Vietnam. South Yemen. Afghanistan. Syria. Laos and Cuba. Because the USSR extends beyond 
the Arctic Circle and its major cities are much further north than those of Europe or North 
America. the first INTERSPUTNIK network used satellites in the Molniya orbit (Fig. 2.2) 
which was replaced by the geostationary Gorizont series in the mid-1970"s to provide better 
international facilities. 
D Domestic and regional era 
By the mid 1970's, satellite systems had reached a mature phase and they became an 
attractive proposition for national and regional systems. Satellites are particularly useful in 
countries and regions which are mountainous and have inhospitable terrain over which it was 
impossible to provide telecommunications economically in any other way. 
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Due to its vast. sparsely populated northern territories. Canada has the difficulties of 
providing terrestrial communications services. Hence it was the first country to operate a 
domestic satellite system when Anik-A was launched in 1972 by Telesat of Canada. It only 
provided voice services at 6/4 GHz and later 14/11 GHz transponders were added in the Anik-
B. Now. with Anik-C series operating in the 14/12 GHz and Anik-D series operating in the 6/4 
GHz. a comprehensive voice. data and TV service can be provided to all parts of Canada. These 
four generations of satellite consisting of 9 satellites were launched during the period 1972 to 
1985. 
Also. in 1972. the U.S. Federal Communications Commission announced the "open skies· 
policy. permitting the ownership of a satellite system by any financially responsible 
organisation intending to serve the public interest. This led to the operation of many competing 
systems and to innovation in the provision of services by satellite systems. 
In 1974. Western Union Telegraph launched the first American domestic satellite. Westar 
1 and this was followed by a second and third satellite launched in 1974 and 1979 
respectively. These satellites closely resembled the Anik-A series. except that the antenna 
footprints covered the U.S. rather than Canada. They provided voice, telegraph and data 
communications in the USA. 
In the mid-1970's. the RCA Corporation also became interested in providing satellite 
communications services. The RCA satellite SATCOM 1 and 2 were launched in Dec. 1975 and 
March 1976 respectively to provide voice. data and TV services to the continental USA. In 
1976. COMSAT established the COMSTAR system to meet the specific long distance telephone 
requirements of AT&T. COMSTAR 1 was launched in May 1976 and since then three more 
satellites have been launched. Both the SATCOM and COMSTAR systems operated in the 6/4 
GHz bands and each of these offered twenty-four 36 MHz transponders. 
Satellite Business Systems (SBS) was formed as a joint venture between IBM. COMSAT 
and AETNA to provide an all digital private line switched network for integrated voice. data 
and video services in the 14/11 GHz band. The first satellite was launched in Nov. 1980 and 
three more satellites followed later. 
The rate of development in the USA is so fast that there are now more than 150 North 
American domestic satellites in the geostationary orbit. Overcrowding in the geostationary orbit 
is becoming a severe problem. The latest generation of these domestic spacecrafts typically 
. ----- ·------ -------------------------
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carry 16 transponders with 40 to 50 Watts high power amplifiers in each channel or 32 
transponders of 20 to 25 Watts and they can operate at Cor Ku band or a mixture of the two. 
In Europe. the start of the space industry was slower than in North America because of 
the availability of better terrestrial communications systems and smaller distances. In 1975. 
the European Space Agency (ESA) was formed by merging the European Space Research 
Organisation (ESRO) and the European Organisation for the Development and Construction of 
Space Vehicle Launchers (ELDO). The primary objective of ESA was to enable European space 
industries to develop the technological and organisational skills needed to compete in the world 
satellite market. ESA established the European Communications satellite (ECS) program with a 
target to deploy by 1980 a system capable of providing the telecommunications administrations 
(PTTs) with satellite links to route international telephone traffic within Europe. and to give 
the European Broadcasting Union (EBU) means for expanding its EUROVISION system of TV 
program exchange. Once this decision was made. a new organisation called Interim EUTELSAT 
modeled on INTELSAT. was formed in June 1977 by seventeen telecommunications 
administrations. It•s aim was to take charge of the management of the future satellite system. 
The definitive European Telecommunication Satellite Organisation (EUTELSAT) was set up 
when the definitive Convention was adopted in the 1982 conference. 
In 1978. ESA launched the Orbital Test Satellite (OTS) which was the experimental 
forerunner of the operational ECS series. It employed two types of transponders working in the 
14/12 GHz bands; one of 40 MHz bandwidth associated with an antenna beam covering the 
entire European region and one 180 MHz wide with spotbeam antennas. 
Indonesia being a country with many isolated islands has proved to be ideally suited to 
satellite communications [10]. Its satellite system called PALAPA has been in operation since 
the launch of the A-1 satellite in July 1976. followed by A-2 satellite in March 1977. 
PALAPA was so successful that a second series of satellite was launched in 1983, with added 
capacity. 
In 1976, the Arab Satellite Communication (ARABSAT) Organisation was formed to 
design, implement and operate the projected ARABSAT satellite system [11]. Their first 
satellite launched in 1984. provided a variety of communications services including telephone, 
low and medium data transmission. multiplexed telex. telegraph. radio and TV distribution 
and community TV reception amongst the Arab countries. 
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Besides the systems mentioned above. other countries such as Japan. India. Australia and 
China have also established their domestic satellite systems in the 198o·s. For those countries 
which cannot support their own satellite programs. leases of INTELSAT's transponders to 
implement domestic services may be obtained. To date (198 7). 12 countries have bought 3049 
MHz of bandwidth and 22 countries are leasing 810 MHz of bandwidth for sUpporting their 
domestic telecommunication requirements. 
E Small station application era 
In the earlier satellite systems. ground stations with large antennas were utilised to 
transmit and receive signals to and from the satellite. For instance. the INTELSAT Standard A 
ground station has an antenna of 30 m (now 16 m) in diameter while it is 11 m for standard B 
ground stations. The number of earth stations in each country was then limited to one or 
maybe several in a large country. Satellites could be regarded merely as a transmission medium 
for the trunks routes. Traffic was distributed to the individual customers via the terrestrial 
network. As satellites have grown larger and more powerful. earth stations have become 
smaller and less expensive. It is possible to have antennas of the order of 1 m in diameter. 
This has changed the traditional hierarchy of satellite communication networks because the 
smaller and cheaper ground terminals can be located on the user"s premises. 
For instance. in recent years. the use of small. interactive and receive-only. Ku VSATs 
(Very Small Aperture Terminals) has become increasingly prevalent. These networks usually 
consist of a central hub station and many remote terminals. The outbound traffic (from hub to 
remote) is usually contained in a TDM carrier with addressing for each individual or group of 
VSATs. The remote VSATs use antennas of between 1.2 and 2.4 meters to transmit at up to 
128 kbps on an inbound TDMA channel. This resource is shared in some form of TDMA 
scheme with contentious access protocols. 
Broadcasting services 
The earliest application of these smaller stations was the direct broadcast satellite (DBS). 
TV programs originating in metropolitan centres are transmitted to the satellite by large earth 
terminals and broadcast by high power satellites directly to ordinary small home receivers. In 
the U.S.A .• the United Satellite Communications Inc. started this in November 1985 by leasing 
channels on Anik-C. Anik-C had a highly directive antenna and its effective radiated power 
was approximately 100 kW which permitted reception by 1 m dishs. There are currently two 
---- - - ＭＭ ＭＭＭ ＭＭＭ Ｍ ＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭｾ＠
- 16-
operational DBS satellites (BS-2a & BS-2b) in Japan but in Europe the development in this field 
has been slower. The DBS programs are still under development for the European countries. 
Nowadays. there are not many technical problems to deploy a DBS satellite and it is mainly 
the other political and economical constraints slowing down the development. For example. TV 
signals cannot be radiated to places where they are not wanted: there is no worldwide TV or 
modulation standards: there may be several time zones in the user regions. Also. it is not cost-
effective if few users can afford to buy the TV receivers. 
In U.K .• the Government has authorised the Independent Broadcasting Authority (IBA) to 
develop the DBS. The project is now well on target and test transmissions will start in July 
1988. The spacecraft supplied by the Hughes Aircraft Company carries 3 operational 
transponders with a 6 for 3 arrangement of the 110 W TWTAs. This Hughes 376 satellite is to 
be carried on a Delta 4925 launcher available in May 1989. 
Fixed satellite services 
Another application area is via the fixed satellite services which originate from an earth 
station at a fixed location on the earth"s surface and are transmitted via satellite to one or more 
other such earth stations at fixed locations elsewhere on the earth•s surface. Owing to the 
strong demand for a flexible. global. digital business service. in 1983 INTELSAT decided to 
provide a new business service [12]. These INTELSAT Business Services (IBS) are totally 
integrated digital services and the main applications are teleconferencing. data transfer. high 
speed facsimile and voice. With these services. the multi-national conglomerate can have its 
own communication network so that the North American or European headquarters can 
communicate with is associate companies in other countries. Customers can have a flexible 
choice of capacity with different wideband transmission capabilities. accessed by small earth 
stations located near to their premises. INTELSAT has introduced new earth station standards 
and three different network concepts to suit various customer·s situations (Fig. 2.3). Standard 
E terminals operating at 14/11 GHz or 14/12 GHz band have antenna diameters of 3.5 m to 5.5 
m while Standard F terminals operate at 6/4 GHz. The Standard G micro terminals have 0.6 m 
to 2.5 m antenna dishs and can operate at Ku or C band. Also. INTELSAT has modified the 
INTELSAT VA (F-14 & F-15) to allow them to serve the IBS traffic in the late 1980"s. These 
modifications provide K band frequencies over the most advanced countries and enhance 
connectivity capabilities for global networks. K band is more suitable for stations located in 
urban areas due to the lower terrestrial interference and frequency coordination problems. 
user 
gateway 
urban 
gateway 
country 
gateway 
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Also, C bands are reserved for developing countries. 
Besides the IBS services. INTELSAT introduced in 1984/85 the INTELNET services which 
allow the large and medium size businesses to develop their own telecommunications networks. 
INTELNET uses VSATs which are installed at customer premises and each application is a 
closed network. These INTELNET networks have a central point and many nodes which 
transmit relatively low rates bursty data. Typical applications are: reservation systems, remote 
banking. financial data distribution ... etc. 
Besides INTELSAT, some regional satellite systems also provide similar business services 
to their own territories. In U.S., the WESTAR service was extended and expanded by 
launching two more satellites WESTAR 4 & 5 in 1982, while the SBS has launched its SBS 4 in 
Aug 1984. In 1983, two new domestic systems were introduced which were the Hughes 
Galaxy satellites and the AT&T TELESTAR series. The RCA American Communications Inc. 
has added SATCOM 5 in 1982 and SATCOM 1R, SATCOM 2R in 1983 to its SATCOM series. 
In Canada, TELESAT Canada has launched Anik C3 in Nov. 1982: followed by the launch 
of Anik C2 in June 1983 and Anik C1 in June 1984. They are operating at the Ku band and 
business services can be provided to small stations located at the users' premises. The fifth 
generation Anik E satellites are being developed by the Spar Aerospace and the first one is 
scheduled for launch in March 1990 [44]. Anik E will provide enhanced performance in both C 
band and Ku band to meet the future telecommunications demands of Canada with new 
services such as VSAT networks. video conferencing. business television and high definition 
television. 
In Europe [13]. the French telecommunications administration has launched Telecom 1 in 
August 1984 with the main objective of setting up an intra-company network carrying a wide 
range of integrated digital services between stations located on its subscribers· premises. The 
system operates at Ku band and all earth stations equipped with a 3.5 m antenna can transmit 
to the satellite and receive from it various bit rates (from 2.4 kbps to 2.048 Mbps) for 
telephony or data using TDMA with demand assignment. At most 300 stations can be served 
by the satellite. An essential aspect of the Telecom 1 system is that the earth station has proper 
interfacing with the terrestrial network to allow the satellite network to be easily integrated 
into other future networks such as ISDN [14]. 
- - -- - --- -- - -- ---------------------, 
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Under the management of EUTELSAT. the first launch of European Communication 
Satellite (ECS F1) took place in 1982. This ECS system was mainly designed to provide high-
capacity digital signal links for routing telephone traffic between the international switching 
centres in the Western European Countries. In Dec. 1980. EUTELSAT recognised the emerging 
demand for a set of new communication services of interest to the business world. they decided 
to establish a satellite communication system. called the Satellite Multiservices System (SMS) 
[15]. This system provides services such as audio-conferencing. video-conferencing. electronic 
mail. remote printing. data transfer. fast facsimile. teletext. which can be accessed easily by 
customers using small dish (3.5 m - 5 m) earth stations located at or near to their sites. At 
present. this system comprises two parts: ECS 1 - SMS and Telecom 1 - SMS. ECS 1 - SMS is 
implemented by the 14/12 GHz transponder of 83.3 MHz in ECS F2 launched in Aug. 1984 to 
replace ECS F1. Adopting a FDMA/SCPC type of access. it allows a simpler earth station 
whilst giving the flexibility of various carrier bit rates in the transponder. EUTELSAT also 
leases five of the six transponders of the French Telecom 1 to implement the Telecom 1- SMS 
network. This is a 24.576 Mbps TDMA network which requires identical transmission 
characteristics at each earth terminal regardless of required traffic. but the TDMA network can 
provide a high capacity in the transponder for a given e.i.r.p. Also. both of these two missions 
operate at Ku band. 
By 1983. West Germans decided to develop its own domestic satellite system. the DFS-
Kopernikus satellite system [16]. It is planned to have three application fields: nation-wide 
distribution of TV program: point-to-point connections for voice and data transmission using 
Ka and Ku bands and nation-wide networks for business services at 14/12 GHz. For the 
business services. a 60 Mbps TDMAIDA system will be implemented and an antenna diameter 
of 3.5 m and e.i.r.p. of 72 dBW will be used. The satellite is scheduled for launch in 1988. 
Mobile services 
Having the inherent coverage advantage over other rivals. satellite is very suitable to 
provide mobile communication services. On 1 Feb. 1982. the International Maritime Satellite 
Organisation (INMARSAT) began provision of satellite communications services to the 
international maritime community [17]. It now has about 43 signatories and provides services 
to more than 6000 users at sea and the figure is growing by 100 to 150 a month. At the 
moment. the INMARSAT first generation system is operated by leasing three Marisat satellites 
from Comsat General. two Marecs satellites from ESA and four of the INTELSAT v·s MCS 
- - ________________________ ____. 
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(Maritime Communications Subsystem). The Standard A ship earth station having an antenna 
diameter of between 85 em and 120 em can provide services such as telephony. telex. data 
transmission (up to 2400 bps). slow scan television and facsimile via the coast earth stations at 
1.5 and 1.6 GHz frequency bands (L band). To meet the future traffic demands. INMARSAT is 
ordering a second generation satellite system scheduled for launch in 1989. INMARSAT is also 
planning to introduce new ship earth station standards to accommodate new classes of 
maritime users. Standard B ship earth station will be smaller in size (40-50 em diameter 
antenna) and provide the similar range of services as the Standard A stations. Digital 
techniques are adopted to implement the standard B and permit future interconnection with 
international switched digital networks. Standard B is expected to take over the existing 
standard A as the main terminal standard for medium to large vessels. Another standard 
introduced in 1988 is the Standard C. It provides low data rate (around 600 bps) service such 
as telex via a small and low gain omnidirectional antenna. and is mainly designed for the small 
vessels. 
In recent years. technologies have matured to make commercial aeronautical satellite 
service become realistic. For example. very thin conformal phase-array antennas with an 
electronically-steerable beam can now be made for aircraft. having sufficient minimum gain to 
support a substantial communications capacity. Also. advances in device technology can make 
the terminal very small. In Oct 1985. the INMARSAT Assembly of Parties approved changes to 
the organisation·s charter allowing INMARSAT to provide aeronautical satellite 
communications services. Some of these aeronautical services are now available on a limited. 
pre-operational basis in 1988. Global operations will begin in 1989 with the development of 
the INMARSAT-2 spacecraft. INMARSAT-2 will use 3 MHz of the aeronautical mobile 
satellite R band (1545/1646 MHz) to provide at least 125 aeronautical channels. The services 
are mainly low-rate (600 bps) data and voice (9.6 kbps) for the operational and air traffic 
controls and passenger communications [47]. In the meantime. INMARSAT is also focusing 
attention on the land mobile market and it has requested to amend its charter so that it can 
provide land mobile satellite services. 
Currently. there is no regional mobile satellite system in operation but studies and 
technology developments are being conducted in North America. Europe and Japan. These 
developments have been geared up recently because the 1987 Mobile World Administrative 
Radio Conference (W ARC) has allocated spectrum for the land mobile satellite services and for 
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non-safety aeronautical services. 
Starting in 1980. the Canadian Department of Communications (DOC) has initiated the 
MSAT program to support Canadian industry to develop the commercial mobile satellite [18]. 
Similar studies was also started in the U.S.A and in recent years the two countries are 
preparing to implement co-operative systems that will provide land. maritime and aeronautical 
mobile satellite services in North America [ 46]. The Canadian system and the American one 
will operate independently but will back each other to balance demand throughout the North 
America and to assure service in the event of a satellite malfunction. The communication 
systems are planned to be launched in the early 1990's and a variety of voice. data and 
position fixing services will be provided. L-band (1540 to 1660 MHz) and Ku-band will be 
utilised by the mobiles and earth stations respectively to communicate with the satellite. 
In ｾｵｲｯｰ･Ｎ＠ similar studies have been conducted by ESA under the PROSAT programme 
since the early 1980's [19]. The phase 1 (PROSAT) has been completed in 1985 and provided 
valuable information concerning the design of terminals and the propagation characteristics. 
The second phase (PRODAT). which is now underway. provides for development and 
demonstrations of over fifty mobile communication terminals of various types. The PRODAT 
system is a low data rate system which is to provide various services to three classes of mobile 
fitted with very simple terminals. e.g. the antenna of one type of the PRODAT terminal is 20 
em by 30 em and flat. The Marecs A satellite. which is owned by ESA and leased full-time by 
INMARSAT is used for the PRODAT trials. The L-band system is being tested on land mobile. 
maritime and aeronautical vehicles. The services provided by PRODAT include sending of 
messages from fixed to mobile users and vice-versa and also from mobile to mobile users; 
broadcasting messages to multiple mobile users; periodic polling of mobiles and paging. 
In late 1985. Aeronautical Radio Inc. (ARINC) began the definition of required technology 
and services for a high-capacity worldwide satellite system (AvSAT). It intended to procure 
new dedicated satellites with funding to be provided by subscriptions and usage commitments 
from the various airlines [48]. Four services will be provided: air traffic control; airline 
operations control; airline administrative communications and airline private correspondence. 
The early-entry AvSAT aeronautical program will utilise shared-satellite transponders for 
voice and data. The first satellite is to be ready for launch in early 1989. It will be a TDMA 
system and the early operations will be at modest rates; 320 kbps from satellite to aircraft and 
64 kbps from aircraft to satellite. Voice channels will use codecs compressing digitised voice to 
... .. . . . . · -···-·-·---------------------: 
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8 kbps and public switched telephone network can be accessed. In the long term, AvSAT plans 
to deploy dedicated aeronautical satellites to permit capacity expansion. As smaller. multiple 
spot beams become practical using a larger satellite antenna. the resulting increase in satellite 
G/T and e.i.r.p. will permit an increase in data rates and more channels per aircraft. Satellite 
engineering and system architectural planning is now complete and the first launch of these 
satellites is planned in 1991. 
As these studies indicate, it can be expected that the use of satellites for mobile 
communications will increase in the 1990's. 
2.2 Technological innovations in the past [20,21] 
Starting in the early 1960's. satellite communications systems have so far evolved via 
several generations as mentioned in the previous section. During this period. rapid progress in 
satellite technology has led to substantially increased capacity and improved reliability of 
satellite communication networks. This section outlines these technological innovations. 
Having borrowed technology and frequency bands from existing terrestrial radio-relay 
systems, the first generation of communication satellites had rather modest power and size and 
required comparatively large earth terminal antenna. high power amplifiers and cryogenically 
cooled low noise amplifiers. Initially. the transponder only involved one carrier which was 
frequency-modulated by a baseband signal. Gradually. the requirements for multiple access led 
to the adoption of multiple carriers per transponder. Engineers had to face. for the first time. 
the problem of intermodulation produced in the non-linear RF devices such as travelling wave 
tube amplifiers (TWT As). At that time. the available bandwidth (500 MHz) in C band had not 
been fully utilised and engineers. aimed at high modulation index and low carrier-to-noise 
ratios. concentrated on the design of threshold extension demodulators for F.M. For example. 
INTELSAT I and II utilised 40 MHz and 160 MHz of the available bandwidth at C band 
respectively. Each of them accommodated 240 telephone circuits or one television channel by 
using FDMA with FDM/FM modulation to achieve a fully interconnected network between 
earth stations located in North America and Europe. These satellites were spun in orbit to 
achieve stability and so the omnidirectional antennas wasted a great deal. of energy into space. 
Also. the limited transponder power and intermodulation distortion restricted the number of 
carriers. As the launch vehicle size grew. a larger satellite could be launched to meet the traffic 
demands. INTELSAT III was the first to utilise the whole 500 MHz bandwidth and the system 
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capacity was increased to 1200 telephone circuits. The effective isotropically radiated power 
(e.i.r.p) of INTELSAT III was also increased because the antennas were de-spun so that they 
continuously pointed to the surface of the earth. Later. another larger satellite. INTELSAT IV 
which provided 4000 telephone circuits, utilised the full 500 MHz available bandwidth at a 
significantly higher packing density than used with INTELSAT III. Since then. developments 
have aimed at increasing the utilisation efficiency of RF bandwidth and the launch vehicles. 
A) Frequency reuse 
One way to increase the capacity of a satellite system is to utilise the limited frequency 
band more than once. by means of antenna polarisation discrimination, or by multiple satellite 
antenna beams. or both. 
The polarisation of an antenna's beam is governed by the polarisation of its feeds. 
(Polarisation refers to the orientation of the electric vector of the radiated field.) Polarisation 
may be linear or circular. Two linear polarisations (vertical and horizontal) or two circular 
polarisations Cleft hand and right hand) can be used to achieve isolation of transmitted and 
received beams from one another. or for the transmission of two separate message groups in a 
given frequency band. 
Frequency reuse by beam discrimination has long been recognised and it is possible 
whenever satellites can have narrow antenna beams capable of covering small areas of earth. 
The success of the techniques must be attributed to the advance of antenna technology. · 
Two-fold frequency reuse was employed first in INTELSAT IVA by splitting between east and 
west coverage areas with shaped beams. Frequency reuse via orthogonal polarisation was 
tested successfully on the COMSTAR satellites launched in 1976. Later. INTELSAT V achieved 
higher capacity through four-fold frequency reuse by adding the polarisation reuses. 
B) Antenna technology 
Satellite antenna technology began with a single beam covering the whole or major part of 
the visible position of the earth and radiating all the available frequencies just once. The next 
step was the concentration of the energy over the region generating the traffic. This enabled 
frequency reuse by means of spatial isolation. The early development of multiple-beam 
technology was the offset reflector antenna which could eliminate feed blockage and scattering 
inherent in the large antennas. Later. multielement feed arrays fed by beam-forming networks 
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were developed to synthesise the shaped-beams coverages and to provide sidelobe isolation into 
the adjacent beam coverage areas. 
Conventional antennas utilised discrete transmitters followed by a self-contained passive 
antenna system. The approach requiring increasingly complex power splitting and phase 
shifting to be performed after the output power amplifiers. resulting in losses at the highest 
power level. To overcome this. 'active' or phased array antennas which had low-power solid-
state power modules integrated with the antenna elements themselves. were developed. The 
beam-forming and reconfigurability was then carried out at a lower power level and at higher 
speeds. Work is still necessary to improve the linearity and efficiency of the low-power 
modules and the miniaturisation of beam-forming networks before such antennas have any 
practical use. 
C) Use of higher frequencies 
All of the early satellites adopted C band (4/6 GHz) with 500 MHz bandwidth. As the 
system capacity was increased. other frequency bands were investigated. In 1975. the 
Communications Technology Satellite. CTS. jointly developed by NASA in U.S. and the 
Canadian government. introduced satellite communication in Ku band for the first time. Later. 
this frequency band was also included in the INTELSAT V satellites. At frequencies above 10 
GHz. rain not only depolarises the radio signal: it can also severely attenuate it. Hence. many 
propagation measurements are needed to acquire data for uplink power control. site diversity. 
and depolarisation compensation systems. Since part of Ku band is reserved exclusively for 
satellite transmissions. earth stations will not interfere with terrestrial communications 
systems. Other advantages are that smaller antennas can be used to achieve comparable gain; 
the transmit beamwidths are narrower and the available bandwidth is higher. 
D) '(ransponder technology 
Along with the development of new system concepts and their associated hardware. the 
performance. weight and reliability of the transponders is also improving at the same time. 
For the output stages. travelling wave tubes (TWT) have been the mainstay of 
communication transponders right from the beginning of satellite communications. Current 
TWTs provide efficiencies of up to 40% and have operational potential exceeding 7 years. 
Solid-state power amplifiers using GaAs PETs are being developed to replace the TWTs. 
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Solid-state amplifiers are expected to provide comparable efficiencies. better intermodulation 
products. smaller volume and simpler power supplies. 
Other developments include the linearisation of the amplifiers to improve the 
transponder·s performance: the utilisation of microwave ·monolithic integrated circuits or 
hybrid technologies to increase the transponders· reliability and the use of graphite epoxy to 
fabricate the light-weight filters. 
E) Modulation techniques 
The modulation techniques used in a satellite system can affect the orbit/spectrum 
utilisation efficiency and usually a process called multiplexing is adopted before modulation. 
Multiplexing is to combine the individual channels before they are modulated onto the main 
RF carrier. Common multiplexing techniques are frequency-division multiplexing (FDM) and 
time-division multiplexing (TDM). Different combination of multiplexing and modulation 
techniques can give rise to composite techniques such as FDM/FM. TDM/FM or TDM/PSK. 
Since the early satellites. frequency modulation (FM) has been adopted for analog signals. 
It is generally used in two well-known systems. FDM/FM and single channel per carrier 
(SCPC)/FM for thin traffic areas. 
Conventional FM tends to be bandwidth inefficient and this has led to the development of 
companded FM which is a combination of syllabic companding and FM. The principle of 
syllabic companding is to reduce at the transmission side the dynamic range of the voice signal. 
and to implement the opposite operation at the receiving side. This operation not only reduced 
the bandwidth per speech channel to about half. it also gives a subjective quality advantage to 
the communication. INTELSAT has used this technique on INTELSAT IVA and V for either 
expanding the capacity of an existing FDM/FM carrier or for reducing the bandwidth 
requirements of existing FDM/FM carriers in order to release bandwidth for the introduction 
of new carriers. 
The trend in all terrestrial communication systems is changing to adopt digital techniques. 
In order to be compatible with the terrestrial systems. digital satellite communications systems 
are becoming widely used nowadays. Digital modulation can provide higher bandwidth 
efficiency. capacity and reliability. Phase shift keying (PSK) modulation is the most common 
scheme adopted. It can be accomplished using any number of phase pairs to distinguish the 
- ------- --- _ _________________ __. 
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binary states. Theoretically four-phase PSK requires the same power. but half the bandwidth. 
as two-phase PSK for a given link performance. Higher order (greater than four phase) PSK 
systems are more susceptible to noise and therefore need more power than either two- or 
four-phase systems to achieve the same standard of performance. For most purposes four-
phase PSK gives the best power-bandwidth compromise. and it is adopted by INTELSAT in its 
SCPC. SPADE and TDMA systems. 
F) Multiple access [22] 
Satellites have an unique geometric properties of wide-area visibility and multiple 
connectivity and hence some multiple access schemes are required to enable a large number of 
earth stations to interconnect their respective transmission links simultaneously through the 
same satellite resource. These techniques can be classified in several ways. With respect to 
circuit utilisation. they can be classified into pre-assigned multiple access and demand assigned 
multiple access. With respect to frequency utilisation. they are frequency division multiple 
access (FDMA). time division multiple access (TDMA). spread spectrum multiple access 
(SSMA) and pulsed address multiple access (PAMA). Also. FDMA and TDMA can be 
considered as controlled multiple access systems; whilst SSMA and PAMA are random 
multiple access systems. 
Frequency division multiple access (FDMA) 
This is the most common multiple access technique used in satellite communication 
systems. Different carrier frequencies are assigned to the earth stations allowing them to use 
the same transponder amplifier. However. a ·back-off· of drive on the amplifier is required in 
order to reduce the intermodulation noise produced by the multiple carriers in the nonlinear 
amplifier. Typically, the satellite average output power may be reduced by 50% or more to 
reduce the intermodulation products to an acceptable level. 
FDMA can be implemented in different ways if employing different combinations of 
baseband multiplexing and modulation. In FDM/FM/FDMA, each station is assigned a 
frequency band to transmit or receive the multiplexed channels. It is the most widely used 
multiple access technique in the INTELSAT system, but it is fairly rigid in its structure in 
catering for changes in traffic demand. 
In a single channel per carrier (SCPC) system, each carrier is modulated by only one voice 
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channel which can be processed in a number of ways. Typically. SCPC systems use companded 
frequency modulation (CFM). delta modulation with PSK modulation of the RF carrier or 
PCM with PSK modulation of the RF carrier. The channel can be pre-assigned or demand 
assigned. Since 1971. the INTELSAT SPADE (SCPC/PCM multiple access demand assigned 
equipment) system was operational and it was designed for international telephone 
communication to maximise space segment efficiency. whilst at the same time rendering 
satisfactory service to small users. The SPADE system provides a pool of up to 800 single 
channel per carrier (SCPC) channels in a transponder of 40 MHz bandwidth from which 
assignments can be made on demand by any earth station in the system. In the SPADE 
terminal. there is a demand assignment signaling and switching unit (DASS) used to control 
demand assignment of the network circuits. The DASS maintains a continuously updated table 
of active frequencies and randomly selects an unused pair of frequencies when it wants to set 
up a circuit. It uses the common signaling channel to inform all other terminals that the pair of 
channels is engaged. 
Time division multiple access (TDMA) 
TDMA is a digital multiple access technique and is becoming more important since it fits 
naturally with the rapidly developed terrestrial digital communication systems. In this scheme. 
each station is assigned a time slot for its transmission. and all the earth stations use the same 
carrier frequency within a particular transponder. Its merits are the elimination of 
intermodulation noise. the increase in capacity and more :flexible to accommodate traffic 
changes. Power amplifiers can be driven nearly to saturation so as to yield efficient use of 
satellite power. The price paid for all these merits is a increase in the complexity of the ground 
equipment. 
This technology was developed in the early 1970·s. The first commercial satellite adopting 
a TDMA system was the Canadian TELESAT system started in May 1976. Since then. 
numerous regional and domestic satellites have adopted TDMA. In 1978. INTELSAT has tested 
a 60 Mbps TDMA system and has obtained valuable pre-operational experience. 
The simplest TDMA system is one designed for single beam operation. Relatively simple 
loopback acquisition and synchronisation can be utilised since all the stations can see the 
retransmissions from the satellite of the bursts from all stations. In a multi-beam 
configuration. stations in one beam cannot see the retransmission from the satellite of the 
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bursts from the stations in other beams. More complex acquisition and synchronisation 
schemes such as cooperative loopback is required and also some switching mechanisms must 
exist on-board the satellite so that stations from different beams can communicate with each 
other. In INTELSAT V. 120 Mbps TDMA systems operating in four beams at C band were 
employed. The interconnection amongst the four 80 MHz bandwidth transponders is governed 
by a static switch whose switching pattern is changed only occasionally to accommodate major 
adjustments in traffic patterns. A satellite-switched TDMA system (SS-TDMA) using a 
microwave switch matrix was added to the INTELSAT VI satellite. The high speed dynamic IF 
switch provides interconnection between the six receive and transmit beams. The state of the 
input/output connection of the dynamic switch changes according to the pre-assigned switching 
sequence which is repeated every TDMA frame. The switching pattern for each switch state. 
and the duration of the state are contained in the programmable memory in the switch control 
unit. This memory can store up to 64 separate switch states and the switching pattern repeats 
every 2 ms. To operate this SS-TDMA system. the planning of traffic and its interconnectivity 
to generate the burst time plans (BTP) under realistic conditions has proven to be a significant 
task. This BTP needs periodic revision as traffic patterns change to maximise the transponder 
utilisation efficiency. 
Spread spectrum multiple access (SSMA) 
SSMA is a random access mode in which signals occupy the same location in both 
frequency and time. but can be distinguished from others by proper signal processing. Three 
general types of spread spectrum techniques are possible. Pseudorandom sequences. in which a 
carrier is modulated by a digital code sequence having a bit rate much higher than the 
information signal bandwidth. Frequency-hopping. in which the carrier is frequency shifted in 
discrete increments in a pattern determined by a digital code sequence. Frequency modulation 
pulse compression. in which a carrier is swept linearly over a wide band of frequencies during a 
given pulse. The general idea is that the transmission from each earth station is combined with 
a pseudorandom code so as to cause the transmission to occupy the entire bandwidth of the 
transponder. The intended receiving station has a duplicate of this pseudorandom code and by 
cross-correlating techniques can extract it from the ·noise level' created by the simultaneous · 
use of many other stations. 
This technique is seldom used in commercial satellite system in the past and is much 
used in military systems because it can be used to protect against jamming from the enemy. 
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However. there is a trend to use the scheme in mobile communication systems to combat 
multipath interference. e.g. Prodat terminals use CDMA technique. Considering the power and 
spectrum utilisation. CDMA system is not nearly so efficient as is even the FDMA system. not 
to mention TDMA. Also. it requires extra equipment at both ends of the link. 
Pulse address multiple access (P AMA) 
This is a digital technique used for uncoordinated communications. A user will transmit a 
burst of data. complete with address information at any time and regardless of whether or not 
there may be another user accessing the satellite transponder. The acceptable probability of 
collision of bursts will determine the maximum data transmission capacity of the system. 
After transmitting a packet. the transmitting station waits a given amount of time for an 
acknowledgement; if none is received. the packet is automatically retransmitted. Although the 
utilisation of the transponder capacity is low. this system is very simple. 
The University of Hawaii"s ALOHA system has pioneered in the use of this technique to 
connect by radio a large number of distributed users to a central computer. Pure ALOHA 
schemes only provide a maximum utilisation of 0.18 and it can be increased to 0.368 by using 
slotted ALOHA. In slotted ALOHA. all users are synchronised to one common clock and they 
are constrained to transmit in the time slots only (if the time scale is divided into specified 
packet intervals or slots). There are some other schemes proposed. to ｩｾｰｲｯｶ･＠ the throughput 
characteristic of ALOHA systems. These include several reservation ALOHA schemes in which 
users require slots in advance of transmission and carrier sense ALOHA in which users monitor 
other users' transmissions and transmit only when they sense no other transmissions are 
taking place. 
G) Advanced communication techniques 
To· enhance the bandwidth utilisation efficiency in the satellite system. some digital 
processing techniques being developed are digital speech interpolation (DSI) techniques and 
source coding techniques to reduce the bit rate of speech channel. 
Digital speech interpolation techniques are based on the fact that. in a normal two-way 
conversation. each person is present only on a one-way circuit while the opposite direction 
circuit is idle. Furthermore. pauses occur between talker's own words. so that a normal one-
way telephone circuit is active for less than 50% of the time during which the circuit is 
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connected. Therefore. if the same transmission channel can be assigned to different speakers. on 
a voice-activated basis. the transmission channel is better utilised. The DSI gain is referred to 
the ratio of the number of speakers to the number of satellite voice circuits required to service 
them. A TDMA/DSI system has been used with INTELSAT V and the DSI gain is about 2. 
In the digital terrestrial systems, a mature technique called pulse code modulation (PCM) 
is utilised to convert the analogue speech channel into a digital bit stream. The idea is that the 
analogue signal is sampled periodically. then quantised and finally coded for onward 
transmission. The standard channel bit rate is 64 kbps. Due to the limited bandwidth in 
satellite systems, some digital signal processing techniques have been developed to further 
reduce this standard bit rate. 
The earliest was differential PCM (DPCM) in which the difference between the actual 
sample and an estimate of it, based on past samples. is quantised and encoded as in ordinary 
PCM and then transmitted. At the receiving side, the receivers make the same prediction made 
by the transmitter and then reconstruct the original signal. It is found that the use of DPCM 
may provide a saving of 8-16 kbps over standard PCM. 
An improved technique is adaptive DPCM (ADPCM) which adopts an adaptive quantiser 
so that the quantisation step is varied automatically in accordance with the time-varying 
characteristics of the input signal. It has been ､･ｭｯｮｳｴｲ｡ｾ･､＠ that 32 kbps systems can produce 
equivalent speech quality to 64 kbps PCM. Such techniques have now been standardised and 
used in terrestrial and satellite communication systems. Other techniques are still being 
developed and further reductions in bit-rate to 16 kbps. 4.8 kbps and even 2.4 kbps are 
expected in future. 
With the above mentioned technological innovations in the past three decades. the most 
sophisticated operational satellite is INTELSAT VI. As shown in Fig. 2.4. it provides six 
separate shaped beams to achieve six-fold reuse of C band. Two of these beams provide large-
area hemispheric coverage and the remaining four beams illuminate smaller regional areas 
called zones. Another 2 spot beam antennas provide two-fold reuse of the 14/12 GHz Ku band 
frequency spectrum. A dynamic IF switch is adopted to interconnect these six beams and SS-
TDMA operation is then introduced for the first time. With the adoption of these advanced 
communication techniques, the equivalent voice channels of INTELSAT VI is increased to 
Fig.2.4: 
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80000 circuits. This tremendous jump in capability over six generations of INTELSAT satellites 
is also due to the continuing growth of launcher capability and spacecraft technologies. 
Furthermore. the operational lifetime is increased from 7 to 10 years. 
2.3 Future trends [23, 24] 
The evolution of satellite communication systems in the past has been described in the 
previous sections. Undoubtedly. this evolution will be continued and this section will discuss 
the future trends of satellite communication systems. Like other transmission media. demand. 
technology. economics and applications are still the four mutually dependent factors 
influencing the evolution of satellite communications systems. 
The INTELSAT global traffic predictions are illustrated in Fig.2.5. Traffic prediction is a 
difficult and risky task and its accuracy is affected by numerous factors. However. at least it 
provides an indication of the growth of future traffic demands and gives the system designers 
an idea of the required capacity of the future satellites being planned. According to this figure. 
the traffic demand will be increased four-fold in the next 10 years. 
The conventional services provided by satellite communications systems are telephony. 
telegraphy. and TV broadcasting. In addition to these. a number of new services have emerged 
as a result of the evolution of our modern society. These include 
high speed facsimile. 
high speed data transmission and 
videoconference. 
High speed facsimile can avoid the long postal delivery time and increase the speed of 
information transfer. In the computer age. large amounts of data are required to be transferred 
between computers and high speed data transmission is essential. Also. videoconference can 
allow people to do business without travelling and thus ｣ｾｾ＠ save much precious time. 
The trend of the fixed satellite service is to interconnect national terrestrial networks at 
lower levels than that of international exchanges. This type of network is referred to as a user 
oriented system. In this system. the users having their own small earth station located at their 
premises can establish their own separate network operating independently of any terrestrial 
system. Hence. the users can tailor the network to suit their own uses. Another application is 
that every home can have a microterminal to access the data distribution system and also 
- -- -- ------- ------ -------- -- - -------
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electronic mail services can be implemented. 
The trend of mobile services is to provide services to everything that floats. flies and 
moves about on land. The services will include low bit rate telephony. low rate video 
communications. medium rate data transmission and transmission of TV in either reduced 
quality or non-real time. 
The end-users will not bother what the transmission media is. they will only choose the 
most cost-effective one. Facing the advance of other terrestrial transmission media optical cable. 
satellite designers must seek ways to reduce the cost of a satellite system in order to meet the 
challenges from its rivals. Although the cost per satellite channel has been reduced in the past. 
it is not easy to keep to this trend because of the steep increase in launching cost. insurance cost 
and research and development cost. The trend is to have one very sophisticated satellite and to 
keep the earth stations simple and cheap. These earth stations will be located near to the users 
and thus expensive and rigid terrestrial links can be avoided. Also. lengthening the lifetime of a 
satellite can reduce the cost per satellite channel. 
The Integrated Service Digital Network (ISDN) is a general purpose digital network 
capable of supporting a wide range of services using a small set of standard multipurpose user 
network interfaces and the worldwide telecommunication system is evolving towards this 
network. The planning of future satellites must be compatible with ISDN standards so that 
they are an integrated part of a global network. Otherwise, optical fibre will dominate this 
field. The integration with the ground network can be obtained by simplification of the 
interfaces between satellite and ground system. For example. direct digital interface is provided 
between terrestrial and satellite links. thus avoiding the proliferation of interface units 
presently necessary. Actually. the coordination between satellite and terrestrial can provide a 
flexible and efficient global network. The terrestrial network can be designed for the average 
and not for peak traffic. and the overflow traffic can be serviced by the satellite. Satellite can be 
served as a back-up system so as to relieve the terrestrial network from stringent redundancy 
requirements. Also. distant points can be connected via satellite so that the intermediate traffic 
centres will not be overloaded by the transmit traffic. 
In the future. it is definitely that the global traffic will continue to growth and a variety 
of new services are required by the users. The rapid development in the terrestrial 
communication technology is now threatening the satellite industry. In order not to lose 
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competition in the telecommunications market, the trend is to develop satellite systems which 
can provide better and more cost-effective services than the terrestrial systems. Also, satellite 
systems should be compatible with the ISDN standards and become an integral part of the 
global ISDN network. 
2.4 Future satellite system scenario 
The future satellite system scenario which can match the future trends of the 
telecommunications market is discussed in this section. Any satellite system scenario must aim 
at providing channels at minimum cost which takes into consideration both space and earth 
segment, including the interface between the earth station and the customer. Up to now. most 
of the operational satellites have been rather simple and they are referred to as bent-pipe 
satellites or 'dumb' satellites. as shown in Fig. 2.6. The payloads merely contain low noise 
receivers. high power transmitter. frequency changers and banks of filters and they are in fact 
giant transparent repeaters in the sky. Complicated earth stations with large antennas such as 
INTELSAT standard A orB are required to communicate with such satellites. This system is 
cost effective if all the traffic is grouped at a few large gateway earth stations. 
As mentioned in the previous section. the trend is towards large numbers of small earth 
terminals; whether in the area of fixed service. mobile services or broadcast services. The 
current scenario is certainly not capable of providing this system. A suitable scenario allowing 
the use of small and simple earth stations should use the bandwidth and orbital arc resources 
at a minimum cost per circuit whilst satisfying the traffic requirements. These constraints lead 
to a system scenario with large traffic capacity per satellite. This can be achieved by many 
reuses of the allocated bandwidth and the use of higher frequency bands such as the Ka band 
with greater than 500 MHz bandwidth. Frequency reuse by means of dual polarisation and 
spatial isolation require complex multi-beam antennas with low side lobes and high gain; and 
this permits the existence of small earth stations. The technology to use Ka band is still 
immature and much development work is being carried out to solve the problems of excessive 
propagation fades and expensive new millimetre-wave equipment. Certainly. this can alleviate 
the shortage of available spectrum in the future. As the number of antenna beams is increased. 
the interference problem arising from the many frequency reuses becomes worse. This can be 
solved by adopting bandwidth-efficient digital modulation formats with error control coding. 
Also. the use of regenerative transponders can separate the uplink and downlink and the 
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overall channel performance is then improved. Systems can be more flexible if sophisticated 
on-board processing is added. For example, on-board processing and routing of traffic can allow 
the connections between large traffic users and small ones via individually optimised links 
between user and satellite. 
This new scenario is reversing the design roles in both the earth and space segments for 
future systems and will mark the beginning of another era of satellite communications 
systems; the intelligent satellite era. In this scenario, an expensive. sophisticated intelligent 
satellite will provide a very :flexible satellite network which can support both large and small 
users at a low price. 
2.5 The intelligent satellite [5, 53] 
To remain competitive in the telecommunications industry. satellite systems are evolving 
to meet the growth in traffic and the proliferation in kinds of services. Figure 2.7 illustrates the 
general concept of an intelligent satellite system which can implement the future network 
scenario mentioned in the previous section. The main features of this satellite are: 
multi-spot beam systems, 
regenerative transponders. 
on-board processing. 
Multiple frequency reuse by dual polarisation and spatial isolation is inevitable because of 
the limited available bandwidth. As a consequence of this, a multi-spot beam system must be 
adopted. The trend in earth stations is towards cheap. small and simple units and the satellite 
e.i.r.p. must be increased to meet this requirement. Multi-spot beam concepts can benefit this 
aspect because transmitted power will be concentrated as the antenna beamwidth becomes 
narrower. On the other hand, a lower power transmitter can be utilised to obtain the same 
satellite e.i.r.p. for a smaller spot. 
A regenerative transponder is one having an on-board modem which demodulates the 
uplink RF signals to baseband and regenerate it for downward transmission. Although it will 
increase the mass. power consumption and complexity of the satellite, the many advantages of 
having separate uplinks and downlinks can offset the penalty of introducing this type of 
complexity. as follows [25.26]: 
1) The bit error rate. P. is a function of the corresponding required Eb/N0 • which is 
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proportional to the total required carrier to noise ratio C/N0 • Without on-board 
regeneration. P is affected by the uplink and downlink carrier to noise ratio. However. on-
board regeneration isolates the uplink and downlink and the transmission medium can be 
treated as a cascade of two channels with error rates. Pu and Pd representing the uplink 
and downlink. In this case. the total bit error rate Pt is the additive error rate on both 
links. as shown below and it is lower than that without on-board regeneration. 
2) Isolation of uplink and downlink by on-board regeneration can prevent the accumulation 
of thermal noise and interference. This is especially important for future satellites because 
cochannel interference will become a dominant factor. It is caused by the reduction in the 
spacing ｢･ｴｾ･･ｮ＠ geostationary satellites and in the size of ground antenna: and also caused 
by the limited beam to beam separation amongst spot-beam areas using the same frequency 
bands. 
3) Without on-board regeneration. the noise contribution of the uplink and downlink are 
added according to the expression (in absolute value): 
Bit error rate is a function of (Eb/No)r which must exceed a defined level in order to 
provide the quality of service. 
In a regenerative transponder, the uplink noise and interference are not added to the 
downlink; however the uplink errors and downlink errors are cumulative. For a given 
(Eb/No)u and (Eb/N0 ) 0 • Pu and Pd can be calculated and Pt obtained. (Eb/No>r can then be 
deduced from Pt. Figure 2.8 shows the (Eb/Noh ｶｾｲｳｵｳ＠ (Eb/N0 ) 0 taking (Eb/No)u as a 
parameter for both regenerative and transparent transponders. It can be seen that for the 
same required bit error rate. the power are lower. For example. in the regenerative system, 
the (Eb/No>r of 10 dB can be attained with (Eb/No)u of 10 dB and (Eb/N0 ) 0 of 11 dB. 
However. in the transparent system. the (Eb/No)u of 14 dB and (Eb/N0 ) 0 of 12 dB are 
required to attain the same bit error rate. This can alleviate the power requirements on-
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board satellites and also can simplify the earth stations, so make them cheaper and 
smaller. 
4) The reduction in power requirements in the regenerative system can provide larger power 
margins against precipitations. 
5) The isolation of uplinks and downlinks can allow the independent optimisation of each 
link. For example, different modulation formats and transmission rates on the uplinks and 
downlinks give the designer significant flexibility and scope for economy. 
One more significant impact on the satellite system of employing a regenerative 
transponder is the possibility of including various kinds of baseband signal processing on-board 
the satellite. Such processing can provide increased convenience to the user. and can make more 
efficient use of the potential communication capacity of the satellite. Also, baseband signal 
processing can be implemented by the light-weight, high reliability and advance digital devices. 
Some possible kinds of baseband signal processing are mentioned below [2 7]: 
1) Traffic routing. For a multi-spot beam system. an on-board switch is required to enable 
users in different spot beams to communicate. The availability of the on-board baseband 
signal allows the traffic routing to be done at baseband in a simpler and more flexible way 
and the notion of a 'switchboard in the sky' becomes realistic. Details of the on-board 
switch will be described in later chapters. 
2) Modulation conversion. In the communication system. transmission power and bandwidth 
are the two capacity-limiting factors. The independency of the receive side and the 
transmit side allow the selection of the uplink modulation and downlink modulation to 
make more efficient use of the satellite communication capacity. For example. modulation 
schemes that required less bandwidth but higher transmission power can be used in the 
uplink whose C/N0 is usually higher than in the downlink. 
3) Error detection and correction. If employing an automatic repeat request (ARQ) system. 
on-board error detection can halve the amount of time involved in retransmission 
requirements because the requests can be sent by the on-board processor directly. Forward 
error correction (FEC) is a very effective means of reducing transmission errors: especially 
when applied to power-limited systems. Hence. on-board FEC decoding can enhance the 
uplink so that more propagation fading can be tolerated or the ground transmission power 
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can be reduced. In the same way for the downlink. the on-board encoder can improve the 
performance of the downlink. The propagation characteristics of the uplinks and the 
downlinks are sometimes very different and individual optimisation is possible by adopting 
suitable coding schemes. 
4) Bit rate conversion. This allows low data rate signals from one source to be combined with 
other signals to provide a higher data rate signal destined for a particular destination. or 
vice versa. This point is very important to a flexible and friendly network. Now. user earth 
stations can be sized according to their needs rather than according to their highest 
common denominator. 
5) Data reformatting. The downlink will compose of data from different uplinks and maybe 
control data from the on-board processor and these must be reformatted in a manner 
which is efficient and simple to decode. 
6) Data retiming and clock control. Signals arriving at the satellite are unlikely to be 
synchronous. Buffering and retiming from the on-board clock will allow TDMA or other 
formatted uplinks to be synchronised. since synchronised data is easier to process. Usually. 
the on-board clock is locked to a master station. 
7) Network control. The on-board processor can act as a master control station and this can 
avoid the double hop delay when ·the master control station is on the ground. Besides 
providing better services to the customers. this can increase the system efficiency due to the 
fact that the communications load between the master control station and the on-board 
processor is much reduced. The master control station can perform the following 
functions: 
allocation of capacity to requesting stations on a dynamic basis according to demand. 
monitor network synchronisation. with transmission. scheduling. control and new 
station acquisition procedures. 
adopt transmission rates. modulation formats. transmission power and FEC rates on a 
link by link basis according to the fades suffered. 
monitor and control overload conditions on a link or beam coverage. 
store messages for transmission at non peak hour times. 
Using demand assignment techniques. the number of users being served can far exceed the 
number of satellite circuits when the traffic load presented to each is light. The subscriber 
seizes a circuit from the satellite pool when he wishes to make a call. This circuit is 
ｾ＠ .... 
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returned to the pool for use by another when he completes the call. This property when 
combined with the inherent multiple access advantages of satellites gives satellite 
communications one of its most important advantages over terrestrial communications. 
8) Digital speech interpolation and demultiplexing. Speech channels for different destinations 
may or may not be mixed and subjected to interpolation. If they are. then the necessary 
demultiplexing and subsequent re-interpolation processes have to be provided on-board. 
To perform the above on-board processing. a highly sophisticated advanced satellite is 
required and these are the challenges faced by today·s satellite engineers. Both hardware and 
software engineers are needed to work together to design and build devices such as the 
baseband switch. multi-carrier demodulator and on-board network controller etc. The 
stringent requirements of satellite equipment introduces additional difficulties to these tasks. 
Luckily. as will be mentioned in the later chapters. the rapid development in digital device 
technology makes it possible to reduce this complicated satellite by the end of this century. 
2.6 Current advanced satellite programmes 
Advanced satellite transponder technology is required to implement the intelligent 
satellite mentioned above. All the subsystems within the transponder need to be developed. for 
example. active phased array antennas used to obtain many high-gain spot beams; solid-state 
power amplifiers; microwave switch matrix; baseband switch; on-board demodulators and 
modulators: control processors ... etc. Various organisations in Europe. U.S.A. and Japan are 
actively engaged in the development of all these subsystems. Several advanced satellite 
programs around the world are planned to experiment with these new technologies and to 
prepare for the intelligent satellite era. These satellites involve different amounts of on-board 
processing and will be reviewed in this section. 
U.S.A. 
The U.S. NASA is currently proposing an Advanced Communications Technology Satellite 
(ACTS) project whose main goal is to develop high risk multibeam satellite communications 
technology [28-30. 50-52]. The technology developed will be transferred to the commercial 
satellite industry so as to reduce risk in developing the future operational satellite in the next 
decade. 
--- --- -- ---- - - ----
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Started in 1979, the technology needed to implement the cost effective and spectrum 
conservative communication satellite have been identified. This was followed by sponsoring 
U.S. industry to develop these technologies. To date. a wide array of functional components 
and subsystems such as low noise 30 GHz receiver. 20 GHz transmitter. 30 GHz solid-state 
transmitter. IF switch matrix, baseband processor and low cost ground terminal antennas have 
been developed by several companies. By integrating them together into a system test bed. a 
satellite based communications network including ground terminals and the intervening RF 
paths can be emulated. NASA is planning to fly a experimental satellite in May 1992 and to 
conduct a 2-year experiment to further remove the risks of using these advanced technologies 
in future. 
RCA Astra-Electronics Division is the prime contractor to develop this ACTS system 
which is designed for Ka band TDMA operation. The key technologies involved are the Ka band 
multi-beam antenna, beam forming network. satellite-switched, baseband-switched network 
implementations. on-board baseband processors. automatic rain-fade compensation. The 
baseband-switched network provides a :flexible demand-access communication network for 
users with small earth stations located at their premises. Dynamic interconnectivity of high 
volume communication traffic is accomplished by the IF switch matrix on a TDMA basis. 
The ACTS system weighing 2860 lbs in orbit has a multi-beam communications package 
(MCP) designed to accommodate two modes of TDMA operation: the high burst rate mode 
(HBR) and the low burst rate mode (LBR). A simplified block diagram of this MCP is shown in 
Figure 2.9. The HBR mode employs three fixed spot beams operating on the same frequency. 
Each beam is down-converted to an intermediate frequency (IF) by a receiver in the satellite. 
Interconnectivity amongst different beams is accomplished by an on-board IF matrix switch on 
a burst to burst basis. The IF matrix switch configuration used for beam interconnections is 
programmable and can be changed by the master control station to optimise traffic :flow. The 
uplink and downlink transmission data rates are set at 220 Mbps. Rain fade compensation is 
accomplished by both power augmentation and by site diversity to maintain the bit error rate 
at less than 10-6• 
The LBR mode is designed for low volume connections between small earth terminal 
located directly on the customer's premises. It uses two scanning beams in conjunction with an 
on-board baseband processor (BBP). The two scanning beams which are independently 
switchable, cover two adjacent sectors of the continental United States. as well as 13 isolated 
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spots. Each uplink beam can accommodate either one uncoded 110 Mbps TDMA signal or two 
uncoded 27.5 Mbps signals. During heavy rain fades, TDMA bursts are adaptively FEC encoded 
using a 1/2 rate convolutional code and the bit rates are reduced to half. The downlink burst 
rate is uncoded 110 Mbps and is also reduced to 55 Mbps with FEC coding. 
Connectivity of the users in this mode is established by the on-board baseband processor 
(BBP) (Fig.2.10) which is a programmable digital routing processor having a three-stage 
pipeline. During the uplink processing phase, message traffic is demodulated, FEC decoded, if 
necessary. and stored sequentially in the input data memory. During the routing phase. data is 
routed from the input data memories through the baseband routing switch to one or both of 
the output data memories. In the downlink processing phase. data are read from the output 
data memories, FEC encoded as required. modulated and transmitted. Hence. the processing and 
routing delay through the BBP can vary between 1 and 3 frame periods. 
The modulators and the demodulators in the BBP are based on a serial implementation of 
MSK and the input and output memories working in pin-pong mode are sized for 2000 64-bit 
words. One word is 64 bits because capacity allocation to requesting ground terminals is made 
in increments of 64 kbps channels which will transmit 64 bits within 1 ms TDMA frame 
interval. There are nine separate control memories in the BBP and each of them consists of two 
sets. One set is active while another one is updated by the master control station (MCS). A 
flight model BBP has been implemented and its weight and power are significantly reduced to 
55 kg and 212.4 W respectively by using 9 different custom large scale integrated circuits and 
a total of 110 devices. The technology used are the CMOS technology and Motorola oxide self 
aligned implanted circuits (MOSAIC) technology using open collector current mode logic 
(CML) and emitter coupled logic (ECL). 
Demand Assigned Multiple Access is utilised in the LBR mode. Since there are only 100 or 
fewer terminals in the system, all the active terminals are assigned dedicated two-way control 
channels called orderwires, through which they maintain communications with the MCS. 
Request and assignment messages are carried in these orderwires. Remote users can only change 
the information content of the orderwire once every superframe. which is 15 ms. All the 
requests are sent to the MCS for processing. The MCS allocates and deallocates the satellite 
frame capacity and generates the control information required to update both the BBP control 
memories and the traffic terminal burst time plans. These information are passed to the BBP 
and to traffic terminals via the orderwires. The implementation of the new burst time plans 
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occurs when a synchronous switchover is performed by the traffic terminals and the BBP as 
commanded by the MCS. 
The ACTS system has brought technological innovations in designing and developing OBP 
satellites and also new perspectives to control and operate sophisticated satellite networks. It 
is anticipated that when completed in 1990"s. the ACTS program will have developed a mature. 
space-qualified base of technology from which the industry can draw new communications 
satellite capability to bring a new era in commercial satellite communication to meet the 
market demands by that time. 
Europe 
At the beginning of 1980"s. Italy started to develop its national satellite. ITALSAT. 
scheduled for launch in late 1989 [31. 45]. Its payloads consist of three main sections. 
The first one is a multi-beam payload operating at 30/20 GHz. with six regenerative 
repeaters accessed in SS-TDMA by the ground stations. It provides Italy with a national. 
network-oriented. public telecommunications facility interconnecting district centres by means 
of baseband SS-TDMA. offering a capacity of 12.000 telephone circuits. The channel bit rate 
will be 147.5 Mbps and received signals will be demodulated. regenerated. switched and 
remodulated into a continuous TDM downlink. Low traffic stations will be able to access the 
satellite at 25 ｾ｢ｰｳＮ＠ since the baseband switch matrix permits bit-rate conversion and hence 
the merging of thin routes with main trunks. 
A national coverage payload with three 40 MHz transparent repeaters accessed in 
frequency hopping (FH)-TDMA. 25 Mbps by the ground stations is also included. It enables 
communications amongst low data rate business users whose transmission rates will be in 
integral multiples of 64 kbps to 2 Mbps. 
Finally. an European coverage scientific experiment aimed to assess the propagation 
characteristics of the medium in the 40 and 50 GHz bands. 
The simplified block diagram of the baseband switchboard is shown in Figure 2.11. It 
comprises essentially of a baseband switching matrix (BSM). a controller. a header handler. a 
timing section and a processor section. Unlike the US ACTS. there is no time domain switching 
function on-board and this is why it is called a baseband SS-TDMA system. Implemented by 
ECL gate arrays. the BSM operates on a 32 ms frame which is divided into 2 main parts. one 
INPUTS 
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during which the system works in a 'permutation· mode (about 80% of the frame) and one 
(about 20% of the frame) during which the system works in the 'commutation· mode. The 
first is applied to a slowly variable portion of the traffic in transit through the switch; the 
second is applied to the overflow traffic in demand assignment and requires an updating of the 
interconnection time plans on a frame by frame basis. The fully redundant baseband 
switchboard is expected to be 5 kg in mass and to consume 35 Watts. 
ESA is now sponsoring Europe Industry to construct a large multipurpose satellite. 
OLYMPUS scheduled for launch in 1989 [32]. The spacecraft has a body size of approximately 
2m x 2m x 5m and a mass of 1.5 tons in geostationary orbit and it consumes 2.7 kW of 
primary power from the solar array. The first flight model will carry a multi-purpose 
experimental payload which is designed to test typical hardware and offer the opportunity for 
communication and broadcasting experiments to be conducted in Europe and Canada which 
will lead to operational systems in the 1990's. 
Apart from the 12 GHz broadcast communication capability. OLYMPUS will provide a 
specialised services communication system at 12/14 GHz and a 20/30 GHz communication 
system. The primary objectives of the specialised services payload are: 
demonstration of frequency reuse by spot beam separation. 
demonstration of on-board satellite-switched TDMA. via a RF switch matrix. 
For the experiment. the satellite will handle two channels at the same frequency over two 
beams plus a third channel at a different frequency over a third beam. each operating a 25 
Mbps using either QPSK or other experimental digital modulation schemes and all 
interconnected in the satellite by SS-TDMA operating with a 20 ms time frame. The earth 
station will use 3.5 m antenna. a 29 dB/K PET receiver and a 200 W TWTA transmitter. 
The 20/30 GHz communication system is designed to enable demonstratiQn of: 
video teleconferencing (point-to-point) between two simple earth stations located 
anywhere within or outside Europe using digital transmission of video plus sound at 
8.448 Mbps through separate repeater chains in each direction. 
video teleconferencing (multi-point) between three or more earth stations located in a 
local region within Western Europe using digital transmission of two video plus sound 
signals at 8.448 Mbps through separate repeater chains plus auxiliary control and/ or 
sound channels at channel edges. 
Tele-education from one location to a number of others using single earth stations 
located within a limited zone with video plus sound transmission using digital or analog 
(FM) modulation. with (if feasible) audio return links. 
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Data and video transmission between simple earth stations within Western Europe using 
digital transmission at. for example. 2.048 Mbps. 
The earth station will have a 2m antenna. 29 dB/K receiver and a 200 W transmitter. 
Besides the above OLYMPUS program. ESA is also sponsoring a number of studies within 
the Telecommunications Preparatory Programme (TPP). and the Advanced Satellite Technology 
Programme (ASTP). These studies will be input to the Advanced Orbital Test Satellite 
(AOTS-1) project which is scheduled for launch in 1992. The candidate payloads being studied 
for AOTS-1 are the following [32]. 
1) Mobile mission at 1.5 GHz 
-multiple aeronautical and land mobile services 
- multiple beam phased array 
- multiple frequency feeder links 
--on-board processing 
-- 7 transponders x 7 beams x 20 Watts 
2) Fixed services mission at 11/14 GHz 
- reconfigurable coverage 
-- multiple beams 
- business services and TV distributions 
- FDMA uplink I TDM downlink 
- 8/6 channels x 30 Watts 
3) Fixed services mission at 20/30 GHz 
-- multiple fixed spot beams 
--city coverage 
-- beam hopping 
--baseband switching with time stages 
- 9/6 channels x 20 Watts 
4) TV broadcast mission at 18/12 GHz 
- multi-level TWTAs 
- recon:fi.gurable beams 
- 4/2 channels x 230 Watts 
5) Data relay mission at 26 GHz (and possibly S-band) 
--operational system 
-- ' 1 Gbps data rate ( 4 x 256 kbps channels x 20 Watts) 
-- multiple satellite autotracking 
- spread spectrum 
- two way links. 
It can be seen that considerable amounts of advanced on-board processing techniques are 
introduced in the above AOTS-1 payloads. 
l __  -------
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Japan [34] 
Japan now operates the Communications Satellite CS-2 and its successor. CS-3 will be 
launched in 1988. All of these satellites operate at C and Ka bands and Japan has acquired 
much experience in utilising the Ka bands. Forecasting the continuous growth of traffic 
demands in the late 1990"s, the Space Communications Policy Advisory Council of Ministry of 
Posts and Telecommunications has approved the development of a Communication Tests and 
Demonstration Satellite (CTDS) 
In the field of mobile satellite communications. Japan has an Engineering Test Satellite-
V /Experimental Mobile Satellite System (ETS-V /EMSS) program. in which a satellite launch is 
planned for 198 7. The 1.5 year experimental period is expected to verify the H1 launch vehicle 
performance; to establish basic technology for the bus systems technologies needed for a 3-
axis-stabilised geostationary satellite: to accumulate key technologies required for the next 
generation of application satellite: and to carry out mobile Satcom experiments with the 
communication transponder operating at C and L bands. 
The data obtained from ETS-V /EMSS mission will be input to the CTDS program which 
will actually be realised as the satellite in the ETS-VI program. NTT Corporation is now 
developing on-board equipment for fixed and mobile satellite communication systems in the 
ETS-VI program [49]. S band (2.6/2.5 GHz) is utilised by the 5-beam mobile communication 
system; while the fixed communication system consists of a 13-beam Ka band system and a 1-
beam C band system. All the signals in every band are connected to the on-board IF switch 
matrix so that the maximum system flexibility can be achieved. One feature of the switch is 
the capability of switching on a call by call basis. To satisfy the requirement. monolithic GaAs 
switch IC and driver IC having switching speed of 50 ns or faster are developed. Satellite 
switch controller (SSC) is also developed which has a capability of changing switching pattern 
every 8 ms. It uses CMOS microprocessors. 8k-gate CMOS gate arrays and 64k-bit SRAM to 
satisfy the mass and power requirements. The Engineering Flight Model of the on-board 
equipment is now being developed and the experimental ETS-VI satellite is planned to be 
launched in Summer 1992 as a 2000 kg weight class satellite. 
Regenerative satellite equipping the on-board baseband signal processing subsystems such 
as burst modems. baseband switches and multi-carrier demodulators are not included in the 
present Japan·s satellite communication development scenario. However. several companies 
--- - - --- - --- - ----
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such as NTT. KDD. Mitsubishi and NEC have been extensively researching these technologies 
and this type of satellites will be launched after the year 2000 in Japan. 
Japan has also begun an Experimental Platform (EPF) study as a steep toward the 
Geostationary Communication Platform. There are two mission for the EPF planned for late 
1990's. The first one is a UHF land mobile mission which will deploy a 30 m diameter class 
antenna in space. The other one is a millimeter wave (50/40 GHz band) personal Satcom 
mission. It is anticipated that the personalisation of Satcom service is the next logical step 
after the business Satcom services and it will enable anyone to communication anywhere with 
anybody at any time. The 50/40 GHz band is attractive because of its large bandwidth and its 
flexibility. The large amount of rain attenuation in this band can be overcome by reducing the 
transmission rate in periods of heavy rains; or providing sufficient rain margin; or increasing 
the transmission power. To accomplish this mission, on-board processing and switching 
technology as well as millimeter wave devices, are the key technologies. Also. the antenna 
aperture of ground terminal is estimated to be 30 em for a transmission rate 64 kbps. 
Global [35] 
Recognising the importance of having more flexible communications satellite payloads to 
cope with the future system and business requirements, INTELSAT has several research and 
development projects relating to the on-board processing technologies. These include an 
advanced satellite switching centre with diagnostics for SS-TDMA. a baseband switch matrix 
using GaAs digital LSI technology. optical switch matrices, on-board coherent modems for 120 
Mbps burst-mode TDMA systems, on-board multi-carriers demodulators. and on-board 
unique-word detectors and buffers. 
By 1993, a new series of satellite. INTELSAT Vll will be launched to complement the 
existing INTELSA T VI. SS/TDMA will still be utilised to greatly increase capacity and 
connectivity for a given bandwidth. It is by no means clear that those advanced technologies 
such as optical ISLs, scanning/hopping beams and on-board processing would be ready and 
space qualified by 1993. The INTELSAT VI and Vll series of spacecraft will need to be replaced 
over a six year period beginning approximately in the year 2000. By this time, the new 
generations of INTELSAT spacecraft will employ these technologies to compete against the 
terrestrial networks and other satellite communication networks. 
--- ------------------ ---- -- - - ------ ------ ---- ----- ---
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2.7 Conclusion 
Since the idea of placing a satellite high up in the sky for communications was conceived 
by A.C. Clarke in 1945. the evolution of satellite communications systems has undergone five 
stages which have been reviewed briefly in the beginning of this chapter. This evolution must 
continue in order to keep satellite communication competitive. Satellite engineers are facing a 
new challenge because a new era. the intelligent satellite era. is coming. Unlike the conventional 
transparent satellite. the intelligent satellite will incorporate sophisticated electronic circuits to 
perform on-board processing. The features of on-board processing and its many advantages 
have been discussed. Such a satellite can bring a new satellite system scenario in which the 
satellite acts as a switching centre in the sky serving the many mobile and fixed customers 
having small and cheap terminals. Many activities in these areas of research are being 
undertaken around the world and several important advanced satellite programmes have been 
discussed. 
------------------------------------ - - ------ - -
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CHAPTER 3 A PROPOSED EUROPEAN BUSINESS SATELLITE SYSTEM 
3.1 Introduction 
In today's modern society. information which will be in the form of speech. data. text or 
pictures of various kinds is a key factor in improving efficiency for doing business. Correct 
business decision often relies on the means of data provision. Hence. amongst the business 
sector. there is a rising demand for new and more efficient services. These new specialised 
services include 
facsimile and electronic mail. 
teleprinting and large scale experiments. 
data communication. 
videoconf erencing. 
speech communications. 
Such services. with their diversity of delay requirements. data rates. quality of service and 
interconnectivity requirements would better be served by an integrated network rather than 
separate networks for economical and organisational reasons. Satellite communication 
techniques have proved an enormous potential to offer wide transmission capacity. flexible 
interconnectivity and adaptability to carry mixed and variable services. 
In this chapter. an intelligent satellite system is proposed to satisfy the traffic markets for 
business communications in the European area by the late 1990's. 
3.2 Traffic forecast in Europe (1980-2000) 
The business traffic predictions up to the year 2000 performed for the DTI/BAe contract 
are reported in this section [36]. Table 3.1 illustrates the traffic predictions. excluding 
videoconferencing. according to three scenarios: an optimistic, a neutral and a pessimistic one 
for the period 1980-2000. This is also shown graphically in Figure 3.1 and compared with the 
traffic forecasts reported by Bartholome et a1.[37]. It can be seen that the neutral scenario of 
our study compares very closely to their [37] optimistic scenario. In Figure 3.2. the optimistic 
videoconferencing forecasts of [37] are added to our neutral total traffic forecasts to give a total 
traffic forecast for business satellite services in Western Europe up to the year 2000. It is 
expected to have about 450 Mbps traffic by 2000. However. the prediction can still be measured 
as a pessimistic consideration because if videoconferencing can be proved successful both 
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Service 1980 1985 1990 1996 2000 
(A) Optimistic: 
Data Comm. 5.1 14.4 32.8 68.9 71.2 
Fax., Elect. mail - 1.7 3.9 8.2 8.5 
Te1eprint, File x-fer - 5.5 7.2 8.9 10.1 
Speech 16.6 53.0 121.0 254.0 505.5 
Total 21.7 74.6 164.9 340.0 595.3 
(B) Neutral 
Data Comm. 5.1 11.4 21.1 35.3 55.2 
Fax., Elect. mail - 0.8 2.5 7.2 11.2 
Teleprint, File x-fer - 3.5 4.6 5.7 7.0 
Speech 16.6 40.1 77.8 139.7 243.6 
Total 21.7 55.8 106.0 187.9 317.0 
(C) Pesimistic 
Data Comm. 5.1 9.0 13.7 20.3 30.0 
Fax., Elect. mail - 0.5 1.6 2.4 3.6 
Teleprint, File x-fer - 2.0 3.0 - 4.4 6.3 
Speech 16.6 33.2 50.5 74.7 110.6 
Total 21.7 44.7 68.8 101.8 150.5 
Table 3.1: Total European specialised services peak hour traffic estimates 
(1980-2000 in Mbps) 
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economically and technically in future. its traffic will most certainly dominate and, lead to a 
faster saturation of the satellites capacities. 
For example. Table 3.2 shows the forecast results as reported for videoconferencing traffic 
in Europe in 1990. The wide variation of anticipated traffic volume of the service should 
signify caution to system designers to develop flexible and configurable payloads that could be 
easily adapted to cater this service. 
3.3 Earth stations average traffic mix [36] 
In order to find an average traffic generation rate for each user. it is useful to identify the 
different groups of business users. The potential users of the satellite business networks are: 
Group-1 (G1): 
Group-2 (G2): 
Group-3 (G3): 
Group-4 (G4): 
Group-5 (G5): 
Large national and multi-national companies. 
Governmental departments. 
Banks. 
Services authorities. 
Factories. Workshops & Design offices. 
Universities & Research Institutions. 
Newspapers. 
Small companies & Branches of larger companies. 
Libraries. 
Airlines. 
News agencies. 
The requirements and needs of each group for services are assumed to be similar and 
Table 3.3 gives the potential requirements of each group user. 
The distribution of the numbers of earth stations for each group is illustrated in Table 
3.4. This estimation is based on the available statistics for the specialised services market and 
comparison with the expected French use of the Telecom-1 network. The total number of 
business system earth stations in Europe by 1990 is expected to be 1251. 
From the total traffic estimates at the peak hour in 1990. one can now calculate, in 
average. how much traffic each user station from each group will generate. 
To calculate this and to find the required average earth station handling capacity. ｴｨｾ＠
following assumptions are considered. 
1) An overall average activity ratio of 0. 7 for the earth stations. 
... - ·- . ·-··-------------------.. 
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0 timistic Neutral p esimistic Study Date 
Ref.37 30000 - 1980 
Ref.38 3619 294 1980 
Ref.39 970 594 210 1981 
Ref.40 46 12 1983 
Table 3.2: Videoconferencing traffic forecasts for 1990 in Europe in Mbps 
Services G1 G 2 G3 G4 G5 
Data Comm. y y N y y 
Fax., Elect. mail y y y y y 
Teleprint, File x-fer y N y y N 
Speech y y y y y 
Videoconf erencing y y N N N 
Table 3.3: Users requirement s. (Y = yes, N = no) 
Gl G2 G3 G4 G5 
ｆ］］］］］］］］］］］］］］］］］ｾ］］］］ｾ＠
%of total 38 30 8 9 15 
no. of stations in Europe 475 375 100 113 118 
Table 3.4: Total stations distribution in Europe by 1990 
--------- --- ···· . ·-- -----. 
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2) The following maximum bit rates are assumed for the corresponding services. 
Data Communication 
Facsimile & Electronic mail 
Teleprint & File transfer 
Speech 
Videoconf erencing 
48kbps 
9.6kbps 
128kbps 
32kbps 
2048kbps 
3) The speech traffic is distributed considering the following relative utilisation coefficients 
for the use of telephone circuits. 
G1: 0.7 
G2: 0.5 
G3: 0.25 
G4: 0.5 
G5: 0.6 
4) Videoconferencing traffic is shared between users of G1 and G2 and it is also assumed 
that a Group 1 user utilises the service twice as much as a Group 2 user due to the nature 
of their work and their financial abilities. 
The peak earth stations traffic generating capacities are than calculated for the three 
scenarios and the results are tabulated in Table 3.5. 3.6 & 3.7. 
From these tables. it can be found that business user stations are mainly low to medium 
traffic rate stations. The average traffic rate varies from 100 kbps to around 2 to 4 Mbps. Hence 
any system must work toward matching the operating rate to those required by the subscriber 
in order to reduce the total system costs. 
For each user group. speech traffic is still a dominant service and constitutes 67-76% of 
the total traffic rate excluding videoconferencing. 
3.4 Possible system scenarios [36] 
It is assumed that a European business satellite system is considered utilising the 
exclusively reserved 250 MHz bandwidth in the 14/12 GHz frequency band. There are several 
potential alternatives offering different levels of system capacity (as shown in Fig.3.3). 
1) Using the conventional transparent transponder with global coverage. a system having 
150 Mbps can be obtained. This is based on the following assumptions: 
250 MHz can accommodate 6 x 40 MHz transponders 
each transponder is operated at 35 Mbps TDMA 
frame efficiency is 95% 
..... ---- ----- --- - - Ｍ ＭＭＭＭＭＭＭ ＭＭＭＭＭＭＭＭＭＭＭＭｾ＠
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Services 01 02 03 04 05 
Data comm. 5.66 4.47 - 1.34 2.23 
Fax., Elect. mail 0.61 0.48 0.13 0.14 0.24 
Teleprint, File x-fer 0.07 - 0.44 0.49 -
Speech 23.51 13.25 1.77 3.98 7.99 
Videoconferendng 151.3 59.7 - - -
Traffic/station 2.33 2.17 0.17 0.25 0.15 
Table 3.5: Earth station average generated traffic at the peak 
hour by 1990 in Mbps - Pesimistic case 
Services 01 02 03 04 05 
Data comm. 8.72 6.87 - 2.06 3.44 
Fax., Elect. mail 0.95 0.75 0.2 0.23 0.37 
Teleprlnt, File x-fer 3.18 :- 0.67 0.75 -
Speech 36.25 20.4 2.7 6.15 12.29 
Videoconf erencing 426.1 167.9 - - -
Traffic/ station 2.36 2.2 0.2 0.28 0.19 
Table 3.6: Earth station average generated traffic at the peak 
hour by 1990 in Mbps --Neutral case 
Services G1 G2 03 G4 05 
Data comm. 13.55 10.7 - 3.2 5.35 
Fax., Elect. mail 1.48 1.17 0.31 0.35 0.59 
Teleprlnt, File x-fer 4.97 - 1.05 1.18 -
Speech 56.34 31.78 4.23 9.58 19.07 
Videoconf erencing 695.9 274.8 - - -
Traffic/station 4.5 2.26 0.23 0.35 0.25 
Table 3. 7: Earth station average generated traffic at the peak 
hour by 1990 in Mbps - Optimistic case 
------------------ --------- -- - · .. ----. 
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coding rate is 75% 
Obviously. this system will reach saturation by the year 1990 and other techniques must 
be considered in order to provide the required capacity to the year 2000 and beyond. 
2) If using a regenerative transponder with global coverage. the system capacity can increase 
to 171 Mbps. with the following assumptions. 
250 MHz can accommodate 40 x 6 MHz transponders 
each transponder is operated at 6Mbps TDMA 
frame efficiency is 95% 
coding rate is 75% 
This small amount of increased in system capacity can be absorbed by 1991. However, the 
earth station cost will be reduced dramatically due to the break-up of the up and 
downlinks in the regenerative transponder and by reformatting an ･ｾ｣ｩ･ｮｴ＠ TDM 
downlink signal and the possibility of bit rate changes. on-board. In all a flexible system 
will be developed. 
3) Another satellite can be considered to carry the expected traffic growth. This requires 
minimal spacecraft, payload and earth station development costs but complicates the user 
cor.1nectivity requirements. Thus. some users may be pushed to buy a second earth station 
in order to achieve total network connectivity. This option can double the available 
satellite capacity but can only meet the traffic demand by the year 1995. 
4) If adopting frequency reuse by dual polarisation discrimination in a single beam coverage, 
the available satellite capacity can be doubled. Again this will only satisfy the traffic 
need up to the year 1995. This is not a justified solution because of a more costly earth 
station feed system and the loss of total connectivity unless some form of switching, 
either on-board or on the ground, being introduced. 
5) Employing a multi-spot beam system. the system capacity can be increased utilising 
frequency reuse by spatial isolation. This will also result in reducing the earth station 
costs due to the concentration of the satellite power in each spot. Furthermore, higher 
system capacity can be achieved by using polarisation discrimination frequency reuse with 
spot beam coverages. 
AB each spot is normally assigned (1/n) of the total available bandwidth (where n is the 
number of beams utilising the bandwidth). thus an implicit assumption of uniform traffic 
----------------------------- ----· ------- - -
distribution amongst the beam coverages is considered. In reality. non-uniform traffic 
distribution is the case and therefore a more :flexible system must be considered. Also. for 
a multi-beam system. there is a requirement of switching between beams in order to 
achieve total network connectivity. 
An on-board regenerative processing transponders with frequency reuse either with 
spatial separation. polarisation discrimination or both can solve the above problems; and 
at the same time can obtain high system capacity. The system has these advantages: 
i) The earth station cost will be reduced due to the use of both spot beams. 
regeneration and adequately reformatted downlinks. 
ii) Total network connectivity can be achieved by on-board baseband switch rather 
than just RF or IF switch. 
iii) The reconfigurable satellite payload can adapt to unforeseen and new traffic 
requirements. 
iv) The total system capacity can increase to satisfy the traffic demand beyond the year 
2000. 
This system however requires investments into the development and design of on-board 
modems. codecs. switch and processors. 
6) The 20/30 GHz frequency band with 500 MHz bandwidth can be exploited. However. the 
high fade margins required to maintain the service quality and the immature technology 
at these frequency bands restrict the widely use of this band. 
The future will see the exploitation of this band and that can be enhanced if this is 
coupled with spot beam coverages and on-board regenerative processing transponders. 
This achieves system connectivity between beams and frequency bands and in all 
produces a :flexible reconfigurable system. 
From Figure 3.3. it is shown clearly that a system combination of multi-spot beam 
coverage and on-board regeneration. processing and switching must be considered for the next 
generation business systems. 
3.5 The business system baseline [36, 41] 
3.5.1 Type of earth stations 
- . ··-·· .... .. -------------------------. 
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The proposed system will serve relatively small users with ground terminal generally 
located on the business premises. There will be many types of users and many types of traffic 
characteristed by different traffic rates. The range of mean data rates from the terminals will be 
relatively large (from 100 kbps to 4 Mbps. as mentioned in section 3.3). In order to make the 
overall system cost effective. the cost of individual terminals must be low and consistent with 
mean traffic rates. Thus. it is proposed to have a range of ground station sizes and data rates 
with the space segment designed to match to this range in ground station size. Three classes of 
ground station are proposed. 
i) low data rate (LDR) station: 
ii) medium data rate (MDR) station: 
iii) high data rate (HDR) station: 
64 kbps 
2Mbps 
8 Mbps 
It is assumed that a given ground station transmits and receives at the same data rate. The 
inclusion of on-board bit-rate changing in the spacecraft is thus important because this enables 
any ground station to communicate through the satellite with any other including those 
operating at different rates. 
3.5.2 Number of beams and channels 
The business system considered specifically relates to a European coverage. It has been 
identified that substantial frequency reuse by dual polarisation· and spatial isolation is 
required to meet the traffic demand in the late 1990"s. Multiple beam coverage of Europe is 
therefore assumed for the baseline with the geometry of the multi-beam coverage being the 
same for both uplink and downlink. Figure 3.4 shows a possible 13 beam configuration as 
proposed by Lopriore et al. [42]. Adjacent beams cannot have same frequency and polarisation 
due to the large co-channel interferences and beams having the same frequency and polarisation 
must be sufficiently far apart that the interference is at an acceptable level. It is then suggested 
to divide the beams up into four groups such that frequency reuse is possible within a group. 
It is assumed that each beam has a dedicated pool of carriers for each of the 3 data rates 
for both uplink and downlink such that these carriers can only be used by ground stations 
within the allocated beam. In addition it is assumed that there is a pool of switchable carriers 
for each of the three data rates for both uplink and downlink. These carriers can be switched 
on command to a required beam and thus provide ftexibility to accommodate changing traffic 
demands between beams. This ftexibility can be used to accommodate short term statistical 
changes in beam traffic requiring short timescale switching in accordance with instantaneous 
--- ·--··------------- ·-·--- -- -· 
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traffic demand or to accommodate longer term :fluctuations in mean traffic between beams. 
The relative distribution between fixed and switchable carriers represents a tradeoff 
between :flexibility and the consequent improved traffic capacity and the complexity in 
providing the channel to beam switching and associated control. Not to further complicate the 
system. the switchable carriers involve separate frequencies to the fixed carriers and do not 
utilise any frequency reuse. Hence. the total 250 MHz bandwidth is divided into 5 groups. The 
switchable channels occupy one group and the rest is shared by the 13 beams. 
The distribution of fixed carriers in one beam is assumed as follows: 
340 x LOR channels 
6 x MDR channels 
2 x HDR channels 
The same allocation applies to the switchable channels. Assuming 95% frame efficiency 
and 75% FEC rate. the traffic capacity of the fixed channels within a given beam is: 
{(340 X 64k) + (6 X 2M)+ (2 X 8M)} x 95% X 75% = 35.2 Mbps 
and the total traffic capacity of the system is 
14 x 35.2 = 493 Mbps 
This capacity can be further increased by adopting dual polarisation frequency reuse. 
3.5.3 Multiple Access schemes 
There are several multiple access schemes and the suitable one for this business satellite 
should be able to: 
i) reduce earth station cost. 
ii) achieve high system utilisation efficiency, 
iii) satisfy the network connectivity equipments. 
iv) cater for mixed service traffic. 
v) accommodate large number of earth stations. 
SCPC/FDMA uplink for the LDR stations 
SCPC/FDMA is chosen for accessing the low rate transponders. The advantage of this 
scheme is that it allows an earth station to be tailored according to its anticipated traffic 
demands. Also, as a result of being a matured technology. its equipment cost is relatively 
-- - - - ----------------------------------..., 
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lower and is very suitable to small users. 
If the SCPC channel is operated on a demand assignment basis. better utilisation of the 
satellite and earth station resources can be achieved. However. with 340 SCPC channels being 
proposed. it may not be realistic to operate the entire network on a demand assignment basis. A 
compromise between flexibility and complexity is required. A split of say 2/3 to 1/3 between 
fixed and demand assigned channels can be considered. For the demand assignment operation. a 
number of the SCPC channels are designated as reservation channels. Users can send their 
requests by accessing the reservation channels on a pure Aloha mode. Once a channel is 
granted. the station can access it as long as it has traffic to send. At the end of its transmission. 
the user station will send an end-of-use message to release the channel for further reservation. 
SCPC/FDMA technique is also very suited to the multipoint-to-point connection as such 
station may only require one channel. A polling algorithm can be used here to interrogate each 
point sequentially. 
TDMA uplink for the 1.\IDR and HDR stations 
TDMA is proposed as an access technique for the high and medium rate transponders due 
to its better transponder efficiency. In particular. a demand assignment class of protocol with 
explicit reservation (R-TDMA) is proposed. 
Figure 3.5 shows the structure of a R-TDMA frame. A frame time of 20 ms is 
recommended which represents a compromise between high frame efficiency. low delay. low 
buffering requirements and attainable processing speeds. With a 20 ms frame. the maximum 
buffer size per frame is about 20 kbytes. It is also a multiple of the PCM frame and therefore 
the number of bits in each frame is a multiple of 8-bit bytes which .means that the TDMA 
equipment can be easily implemented. interfaced and synchronised with the incoming data. A 
superframe consisting of 16 frames will have a period of 320 ms which is longer than the 
propagation delay. hence allowing all the control information sent to be received by all stations 
before the start of the next superframe. This means that control and circuit allocation are 
managed on a superframe timing basis. 
Each frame is divided into two parts. a Reservation Subframe (RSF) and an Information 
Subframe (ISF). The RSF is made up of a number of reservation bursts which relay requests 
and control information. The ISF contains a number of data bursts that carry the traffic 
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Fig. 3.5 R-TDMA frame structure 
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between stations. Hence. the maximum achievable channel throughput is limited to (1-r) 
where r is the fraction of the time given to the RSF. 
The RSF is further subdivided into a number of fixed length slots each capable of 
accommodating one reservation packet. These slots can be accessed viaS-Aloha or fixed TDMA 
mode. The number of reservation slots required depends on the number of stations and the 
mode of access used. For fixed TDMA mode. the number of slots required is equal to the 
number of stations. For S-Aloha mode. the number of slots required is much smaller. Hence 
this method gives a higher frame efficiency. However. the delay performance is slightly 
degraded because of the possible collisions. The maximum achievable channel throughput in 
this mode is 36%. If the transmission rate requests exceeds this limit. the channel throughput· 
will start to drop and the system becomes unstable. Therefore. it is necessary to introduce 
control mechanisms which will adjust the channel parameters so that it operates at the optimal 
performance for the offered traffic pattern. These mechanisms also allow the channel to recover 
from instability conditions. 
Each reservation burst is made up of: 
a) a preamble which includes the carrier recovery. bit timing recovery and unique word bits. 
This is transmitted to enable the destination demodulator to acquire carrier. phase and bit 
timing synchronisation. The unique word effectively mark the start of the data blocks. It is 
designed so that the probability of it being simulated by the data bits is minimised. 
Lengths of preamble depend on the demodulator performance and are typically about 64-
96 bits. 
b) signaling and control fields which carry the reservation and control information including 
source and destination address. reservation type. coding/transmission rate. encryption 
(optional). fading link etc. Half rate error control coding is usually applied to protect this 
information. Typical length of this field would be around 128 bits. 
c) postamble of length 32- 64 bits marking the end of a reservation burst and initialising the 
decoder for the next burst. 
The ISF carries the information messages in separate bursts transmitted by active stations. 
Each active station transmits a single burst per frame that contains all of its data blocks which 
can vary in number from frame to frame. Each burst is made up of: 
- - -- -----------------------------------
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a) a preamble similar to that discussed earlier. 
b) control header for each data block carrying information like source & destination address. 
message type. coding/transmission rate. encryption etc. Control headers can be arranged 
either to immediately precede each data block or to be grouped together and transmitted 
before the start of data blocks (Figure 3.6). The latter method requires the station only to 
check the header group to recover the information on which slots are addressed to it. 
extract it out and ignore the rest. It appears to be the simpler method of the two. but this 
may be affected by the actual implementation of the TDMA controller. The control header 
for each data block typically requires 32 bits to carry the necessary information. 
c) data block containing the traffic. The number of data blocks in a burst depends on the 
traffic generated by each station. The length of the data slot is an important factor that 
determines the frame efficiency and channel throughput. Its length has to be chosen in 
such a way as to minimise the packetising & depacketising requirements. A data block 
length of 2048 bits is proposed as it gives a high frame efficiency and is a multiple of 8-bit 
bytes. 
d) postamble of 32 bits to mark the end of burst. 
Each reservation burst and information burst are separated by a gap known a the Guard 
time. This is introduced to ensure that different bursts sent from different stations do not 
overlap and become destroyed. The time allowed for this depends on both satellite stability 
and demodulator performance and is typically about 4 to 8 symbols. Guard time is a major 
overhead on the throughput of the system. 
TDM Downlink for all stations 
The traffic received from the uplink is reformatted by the on-board processor to TDM 
frames in the downlink. This simplifies the earth stations. A possible organisation of the TDM 
frame is shown in Figure 3. 7. where the traffic destined to each earth station is arranged 
contiguously in order to ease the load on the station's receiver. 
The unique word is transmitted for synchronisation purposes and to mark the start of 
frame. 
The Allocation Table (AT) defines the allocation of channel capacity to requesting stations 
----------------------------- - ------ -------
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as a result of running the allocation algorithm on all the requests received in the previous 
frame. The reception of the AT by all stations is important in maintaining transmission and 
scheduling synchronisation. The AT ends with a control field specifying the length of the 
control header that follow. 
The control header is similar to those of the uplink. It gives details regarding the data 
blocks that follow. Each station·s traffic is grouped contiguously as are the relevant headers. 
Dummy bits are added to fill the unoccupied times in the TDM frame in order to maintain 
the earth station demodulator synchronisation. 
3.5.4 Reservation and scheduling protocols 
Messages arriving at an earth station are queued either on a FIFO basis or according to 
their delay tolerance. An explicit reservation message is then sent by the station in a 
reservation slot so as to transmit its queued message. An allocation algorithm is used in a 
central or distributed control mode in order to determine the allocation of capacity to stations. 
In the latter case, allocation algorithm runs simultaneously at all stations to calculate the 
number of data slots to be granted to each requesting station. Ungranted requests are 
automatically carried as overspill and added to the next frame·s requests. Hence there is no 
need to repeat any request provided that it has been received correctly. 
To satisfy different delay requirements of the traffic, both packet and circuit switched 
modes can be operated. 
In the packet switched mode. an explicit reservation is sent requesting one or more data 
slots for the queued messages which are packetised to fill the information slots. 
In the circuit switched mode, only one reservation is sent to set up a circuit, thus 
reserving continuously a number of data slots per superframe giving an equivalent channel 
rate. Once the circuit is granted. the station can retain it as long as is necessary. It is necessary 
to send a specific message to terminate the reservation when the circuit is not required. 
3.5.5 Allocation Algorithm 
The allocation algorithm can be run by the central network control processor or 
simultaneously at each station in a distributed control network, to perform the allocation of 
----------------------------- ------------------- -------
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channel resources to requesting stations. 
The algorithm handles allocation decisions in a fair way by limiting the number of slots 
allocated to each station in every frame. This limitation depends on the number of stations 
requiring service and the available number of data slots for allocation in every frame. 
Reservations in every frame are treated separately with overspill from one frame to next 
being allowed. Each frame·s reservations are executed in the next superframe. 
Each station will monitor the channel utilisation so as to obtain a rough estimate of the 
average number of data slot that can be allocated to itself if a reservation is placed without 
creating a spill. Depending on its input traffic queue. it can then send a reservation for up to 
that estimated number. 
A minimum number of data slots per superframe is always maintained for packet 
switched mode allocation. The circuit switched traffic has a higher priority in the remainder of 
the data slots. On the other hand. packet switched traffic may use more than the allocated 
minimum of data slots if any is free. 
3.5.6 Transponder conftgura tion 
Figure 3.8 shows a schematic of a proposed transponder layout. The fixed channels 
received on a given beam are amplified. downconverted and filtered into 3 groups containing the 
different data rate carriers. The fixed SCPC LDR channels within a given beam are passed into a 
transmultiplexer (TMUX): the input of it is the frequency multiplex of channels and the 
output is a time multiplex at baseband which passes into a buffer. Each TMUX module can 
convert 128 SCPC channels. MDR and HDR carriers are individually filtered. demodulated and 
passed into buffers. 
The switchable channels are processed in a similar way as the fixed channels except that 
there are static switches which allocate the switchable channels to different beams. The 
switchable LDR SCPC is switched as a group associated with a particular transmultiplexer 
module. In this way. some flexibility is lost because the complete group of SCPC channels 
must be committed to a given beam at any time and all the channels in the group must be 
cleared before switching to another beam. However. the hardware requirement is reduced. 
Hence. the optimum number of channels in a group represents a tradeoff between complexity 
-
and flexibility. A TMUX module of 32 channels is considered to represent a reasonable tradeoff 
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between these two factors. 
The data coming out from the input buffers are the synchronised baseband signal. It is 
the function of this baseband switching unit to take inputs from the input buffers and 
appropriately route data to a series of outputs buffers corresponding to the downlink carriers. 
Output from these buffers are modulated or transmultiplexed in the case of LDR channels. 
Switchable carriers are switched to the required downlink at IF and multiplexed with the 
fixed channels of the appropriate beam. The full output multiplex for each beam is then 
upconverted, amplified and transmitted by the downlink antennas. 
It can be seen that the TMUX and baseband switch are the two essential blocks in this 
advanced payload for the business mission. Development work is requirement to solve the 
various technical difficulties in implementing them. Work on the baseband switch will be 
described in details in the later chapters and work on TMUX can. be found in another 
thesis[ 4 3 ]. 
On-board processor is the heart of this payload since it has these functions: 
1) Coordinate the operations of the various blocks such as TMUX. baseband switch. modem 
etc. 
2) Generate and transmit a synchronous unique word in each downlink TDM channel. 
3) Arrange for control messages from the master control station to reach their associated 
networks. 
4) Reformat the downlinks in an efficient and simple to decode manner. 
5) Coordinate the implementation of the access protocols and the allocation algorithm with 
the master control stations. 
Moreover. the roles of the master control station can be implemented by the on-board 
processor if it has enough processing power. These roles are: 
1) Identify the destination beam-channel/earth stations. 
2) Identify the requests sent by the earth stations. 
3) Allocation of resources to participating earth stations on demand based on protocol 
allocation algorithm. 
4) Generate the necessary switching allocation table. 
5) Broadcast point-to-multipoint messages in different beams/channels according to 
t·equirements. 
------------------------------------------------- . 
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6) Implement a polling protocol in order to provide a multipoint-to-point connection. 
7) Monitor and control overload conditions on a link or beam coverage. 
8) Monitor network synchronisation, both transmission and scheduling and control new 
station acquisition procedures. 
The advantage of having on-board master control station is to avoid the double-hop 
transmission delay; and thus the network can respond to requests more quickly. Also, channel 
capacity will not be utilised in transmitting the control information. 
However. such a complete on-board processing transponder will require much processing 
power and may be probably beyond the capability of the device technology for at least the 
next 10 years or more. An intermediate step is to maintain the network control and 
coordination function in the ground master control stations in different beams. It is the 
responsibility of the on-board processor to process and execute the control information received 
from the control stations regarding the allocation of channels and associated connectivity. The 
processor will send the status information to the ground control stations regarding network 
synchronisation and overload conditions. However. the initial development work on TMUX 
and baseband work will not count on the decision of whether placing the network control 
functions on-board or on-ground. 
3.5.7 Link budget 
The link budgets for the uplink and downlink to the three types of ground station are 
shown in Table 3.9 & 3.10. These calculations are based on the following assumptions. 
i) For the 13 beams European coverage system, the approximate diameter of each beam in 
terms of angle at the spacecraft is 1.25° degrees and the beam contours is assumed to be at 
3 dB below peak gain. 
ii) The assumed frequencies will be 14 GHz for the uplinks and 12 GHz for the downlinks 
iii) The required satellite reflector diameter is determined by this equation 
beamwidth (in degrees)= 30/(f X d) 
where f is in GHz, d is in meters, and the peak antenna gain (G) is approximately given 
by: 
G = 10 log(60 X f 2 X d2) dB 
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iv) An overall ground terminal noise temperature of 500 K will be assumed for all classes of 
terminal. 
v) The ground stations can be characterised by the parameters shown in Table 3.8. 
vi) Free space loss (Lf) is given by 
Lf = 92.446 + 20log f( GHz) + 201og r(km) dB 
A propagation distance of r = 41000 km will be assumed. Also. a propagation loss of 5 dB 
is assumed. 
vii) A total implementation margin of 3 dB is assumed. 
viii) A margin of 2 dB is assumed to overcome cochannel interference from carriers on other 
beams sharing the frequency. 
ix) A spacecraft antenna noise temperature of 500 K is assumed and a low noise amplifier 
noise figure of 2 dB. 
x) A carrier power of 6.3 W is assumed for the spacecraft to the HDR and LDR terminals 
and 0.63 W for the LDR terminals. 
From the Tables 3.9 & 3.10. it can be seen that for each link the Eb/N0 value is in excess 
of 11 dB which corresponds to a bit error rate (BER) of approx. 5xlo-7 for BPSK or QPSK. 
For a regenerative transponder the uplink and downlink impairments are decoupled: therefore 
the uplink and downlink BER values are summed to give to the overall link BER; thus the 
overall link BER is approx. 10-6• 
If this is a transparent transponder. the total Eb/N0 is about 3 dB lower (since uplink 
Eb/N0 = downlink Eb/N0 ). i.e. approx. 9.55 dB; this corresponds to a BER of 10-5 for a QPSK 
system. To achieve the same overall BER for a regenerative transponder implies uplink and 
downlink BER value of 5x10-6; this requires Eb/N0 = 9.8 dB for each link. Thus. the Eb/N0 
requirements on each link is 2.15 dB less for this regenerative case. where the uplink and 
downlink impairments are roughly the same. 
3.6 Conclusion 
In this chapter. an European business satellite system which is tailored to meet the 
potential user requirements has been proposed. The business traffic study has predicted that 
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High data Medium data Low data 
rate station rate station rate station 
diamater of antenna 2m lm 0.5m 
uplink antenna gain 46.8dB 40.8dB 34.7dB 
downlink antenna gain 45.4dB 39.4dB 33.4dB 
burst data rate 8Mbps 2Mbps 64kbps 
burst transmit power lOW lOW lW 
noise temperature 50 0K 50 0K 50 0K 
G/T 18.4dB/K 12.4dB/K 6.4dB/K 
Table 3.8: Characteristics of the ground stations 
........ -··· ·-· - ·---·- ----------------------
-81-
High data Medium data Low data 
rate station rate station rate station 
Ground station tx power (burst) 10dBW 10dBW 1dBW 
Ground station ant. gain (peak) 46.8dB 40.8dB 34.7dB 
E.I.R.P. 56.8dBW 50.8dBW 35.7dBW 
Space loss -207.6dB -207.6dB -207.6dB 
Propagation loss -5dB -5dB -5dB 
Total path loss -212.6dB -212.6dB -212.6dB 
Sate. ant. gain (edge of coverage) 42dB 42dB 42dB 
Received carrier power -113.8dBW -119.8dBW -134.9dBW 
Bit .rate 69.03dBHz 63.11dBHz 48dBHz 
Energy/bit (Eb) -182.83 -182.91 -182.9 
KT (500 K) -201.61 -201.61 -201.61 
Noise figure 2dB 2dB 2dB 
Noise spectral density (N
0
) 
-199.61dBW /Hz -199.61dBW /Hz -199.61dBW/Hz 
Eb/N 
0 
(ideal) 16.78dB 16.7dB 16.7dB 
Total implementation margin 3dB 3dB 3dB 
Cochannel interf e.rence margin 2dB 2dB 2dB 
Eb/N0 (adjusted) . 11.78dB 11.7dB 11.7dB 
Table 3.9: Uplink budget of the proposed business systems 
High data Medium data Low data 
rate station rate station rate station 
Satellite tx power 8dBW 8dBW -2dBW 
Sate. ant. gain (edge of coverage) 42dB 42dB 42dB 
E.I.R.P. (edge of coverage) 50dBW 50dBW 40dBW 
Space loss -206.3dB -206.3dB -206.3dB 
Propagation loss -5dB -5dB -5dB 
-
Total path loss -211.3dB -211.3dB -211.3dB 
Ground station ant. gain 45.4dB 39.4dB 33.4dB 
Received carrier power -115.9dBW -121.9dBW -137.9dBW 
Bit rate 69.03dBHz 63.11dBHz 48dBHz 
Energy /bit (Eb) -184.93 -185.01 -185.9 
KT (500 K) -201.61 -201.61 -201.61 
Noise spectral density (N ) 
0 -201.61dBW /Hz -201.61dBW /Hz -201.61dBW /Hz 
E/N 
0 
(ideal) 16.68dB 16.6dB 15.71dB 
Total implementation margin 3dB 3dB 3dB 
Cochannel interference margin 2dB 2dB 2dB 
Eb/N
0 
(adjusted) 11.68dB 11.6dB 10.71dB 
Table 3.10: Downlink. budget of the proposed business systems 
- -- - - - ----- ------------- --------------------, 
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there will be more than 450 Mbps traffic by 2000. According to the available statistics. the 
total number of business system earth stations in Europe will be 1251 by 1990. These business 
earth stations can be partitioned into five main potential user groups and the average earth 
station traffic rates at peak hour in 1990 of each group are estimated (Tables 3.5-3.7). It is 
found that most business user stations will have mainly a low to medium traffic rate of 100 
kbps to around 2 to 4 Mbps. 
Six satellite system scenarios have been considered in order to develop a system which can 
match the projected business system traffic requirements to the year 2000. The study indicates 
that only a system with a combination of multi-spot beam coverage and on-board regenerative 
processing and switching operation in the 12/14 GHz band can accommodate the business traffic 
at the year 2000. 
Based on this system scenario. the business system baseline has been defined. The satellite 
will use 13 beams to serve three classes of ground station via 64 kbps low data rate (LDR) 
stations; 2 Mbps medium data rate (MDR) stations and 8 Mbps high data rate (HDR) stations. 
In each beam. the bandwidth is divided into 2 HDR channels; 6 MDR channels and 340 LDR 
channels. There is also a pool of switchable channels for each type of channels. Hence. the total 
system capacity is 493 Mbps. The multiple access technique used by the MDR and HDR 
stations is TDMA and SCPC/FDMA for the LDR stations. The downlink to all the stations will 
be in the form of TDM channels. The architecture of the satellite payload has been formulated 
and the transmultiplexer and baseband switch are identified to require further investigations. 
. ... -·· -· ... ·- --------------------------: 
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CHAPTER 4 VLSI TECHNOLOGY 
As mentioned in the previous chapters. putting much processing power on-board the 
satellite can provide cheaper. and greater variety of services to the customers and bring a new 
era to satellite communications systems. A major question remaining is whether the advanced 
satellite can be implemented using today·s technology or when the technology can allow this 
idea to become realistic. It is for this reason that the scope of the next two chapters is deviated 
to the area of device technology. 
Semiconductor technology is growing so fast that announcements of new products can be 
found in the electronic press every month. Fig.4.1 illustrates the historic and probable annual 
rate of chip density for both silicon (Si) and gallium arsenide (GaAs) technology from 1960 to 
1995 [72]. Between 1960 and 1975. the number of components per chip doubled every year. 
This rapid gro:wth was due to steadily improving lithographic and mask generation techniques. 
innovative fabrication techniques and innovative circuit designs. This pace has now slowed 
down and since 1975 the rate of growth has doubled every two years. This is because the chip 
area is utilised very effectively and there is no more wasted space on the silicon chip. Thus. 
unlike the previous era. no further progress can be made in this area. Progress in recent years 
has mainly been due to the scaling down of the device geometries; this not only increases the 
chip complexity but also improves the device performances. The scaling down of the feature 
sizes is accomplished by the success of the advanced lithography techniques such as electron 
beam lithography or X-ray lithography. Some experts expect to have 109 transistors on one 
silicon chip by the year 2000 with feature sizes around 0.2 p.m. 
In this chapter. both silicon and GaAs technology will be reviewed. The emphasis is on 
the digital devices: especially custom IC and memory because most electronic parts of the OBP 
payloads will be composed of these parts. 
4.1 A review of silicon technology [54] 
For the past two to three decades. silicon semiconductor technology has developed rapidly 
and has become a very mature technology. Table 4.1 illustrates the family trees of the major 
silicon semiconductor technology: the general features and characteristics of these will be 
reviewed in this section 
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Silicon 
Ｏｾ＠
bipolar FET 
Transistor epi- dielectric isoplanar CDI MOS MOS/SOI 
technique collector isolated 
logic TIL TfL TIL CML. NMOS NMOS 
circuit STIL STIL STIL PMOS PMOS 
form ECL ECL CMOS CMOS 
r2L r2L 
ISL ISL 
STL STL 
CML - CML 
Table 4.1: Major silicon technology families 
----------------------------------------- -
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4.1.1 Bipolar family 
Bipolar technology was the first to yield successful discrete devices and later the first 
integrated circuits. The bipolar junction transistor is common to all the bipolar families; both 
positive and negative type of charge carriers are involved in this transistors action. Though 
both polarities of junction transistors. pnp and npn, are possible. npn is the usual one used due 
to its higher device performance. Various bipolar families have been produced over the years 
and they are many differences in device construction and circuit use. At present, the most 
common types for logic are TTL, LS-TTL. ECL whilst I2L. ISLand CML are used mostly in 
custom devices. 
transistor-transistor logic (TTL) 
It is the most basic and widely used bipolar technology. Small-Scale-Integrated (SSI) 
parts were introduced during the mid-1960"s by Texas Instruments. the Standard TTL 74 
series or 54 series. Lower power and high speed series were added to provide speed -power 
flexibility. circuit complexities and advanced to Medium-Scale-Integrated (MSI) level. The 
relatively high power dissipation of TTL limits the degree of Large-Scale-Integrated (LSI) 
which can be obtained. 
The cross-section diagram of a traditional npn transistor used in standard TTL family is 
shown in Fig.4.2. The fabrication technique used is the common epitaxial technique. The 
transistor is grown on a p-type substrate with a n-type buried layer which can reduce collector 
saturation resistance and prevent parasitic transistors being formed with the substrate. Each 
transistor is isolated from others by the p-type isolation diffusion. This type of component 
isolation is junction isolation. making use of the characteristic of reverse-biased junction. 
However. these diffusions are expensive in manufacturing time and also consume valuable 
silicon area. 
schottky TTL (STTL) 
The main disadvantage of the standard TTL configuration stems from the saturation 
mode of the switching transistors which slows the propagation times. This adverse effect can be 
reduced by clamping a schottky diode across the transistor (Fig.4.3). The schottky diode is a 
rectifying junction which forms between metal and n-type silicon. Across the collector to base 
of a transistor, the schottky diode will conduct before the collector to base pn junction can 
------------------------------------ ---------
metal 
metal 
--... 
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become forward-biased. and hence it will provide a path to prevent collector saturation and 
thus permits higher switching speeds. 
The power consumption of TTL and STTL can be reduced by using a higher collector 
resistance value. The low power schottky TTL (LS-TTL) devices which are fabricated in this 
way are the most commonly used devices. 
emitter-coupled logic (ECL) 
ECL was introduced in 1962 by Motorola and the basic circuit configuration of an ECL 
gate is shown in Fig.4.4. With a constant base voltage Yref on transistor T2. transistor Tl is off 
and T2 is conducting when input Y 1n is less than Yref• switching to Tl conducting/ T2 off when 
Y 1n is greater than Yref· Thus a constant emitter current is steered between one of two emitter 
coupled transistors depending on which one has the higher base voltage: provided that Rl and 
R2 are the same value. The fabrication of each individual npn transistor will be similar to 
those introduced for the TTL family. 
This circuit configuration can provide the following advantages: 
i) The switching speed is faster due to the elimination of transistor saturation. 
ii) The power rail spikes are eliminated due to the approximately constant current drawn 
from the supply rails. 
iii) It can be operated over a wide temperature range. 
iv) It has good drive capability to charge and discharge circuit capacitances. 
All these merits have the penalty of introducing the following disadvantages: 
i) The power dissipation per gate is relatively high and this will limit the number of gates 
per chip. 
ii) The output voltage swing is small and is not compatible with other device requirements. 
iii) Usually 2 separate on-chip power supplies are provided. rather than the potential-divider 
mechanism to provide Yrer shown in the simplified diagram of Fig.4.4. 
integrated-injection logic (I2L) 
I2L was invented in the early seventies by IBM and Philips and introduced commercially 
by Texas Instruments in 1974. It is also known as merged transistor logic (MTL). The gate 
configuration and fabrication of I2L gate are shown in Fig.4.5. It consists of a pnp transistor Tl. 
frequently referred to as the charge injector, which is used both as an injector of base current 
-- --------------------------------! 
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into the npn transistor T2 and as a current-source load for a transistor collector output of a 
preceding gate. If the input base current is fed into T2, it allows each collector to act as a sink. 
However, if this current source is deflected away by the presence of a sink connection at the 
gate input. then the T2 output collectors can no longer act as sinks and effectively become 
open-circuit paths. Thus the basic I2L gate is a single-input, multiple-output configuration. 
I2L offers higher packing density because the npn emitter and pnp base are grounded 
through the substrate. The elimination of the collector resistors also reduces power dissipation. 
Constant current Ib switches between the base input of the multi-collector npn transistor and 
the output collector of a preceding gate. which makes the gate power consumption 
approximately constant. Its disadvantages are that it requires an external injector resistor and 
is generally slower than STTL because of this inverted npn structure. 
integrated-schottky logic (ISL) 
ISL is a development to fill the gap between LSTTL and I2L. It is significantly faster than 
I2L. uses much less power than LSTTL and has only a modest increase in chip area over I2L. 
The basic ISL gate (Fig.4.6) is a single-input, multiple-output inverter with the outputs 
isolated by schottky contacts to permit implementation of wired-AND logic in the manner of 
I2L. The pnp transistor is now appropriately doped so as to act as a collector clamp on the npn 
transistor to prevent Vee saturating. Higher switching speeds are now possible due to the lower 
capacitances and storage effects associated with the schottky-isolated outputs. 
schottky-transistor logic (STL) 
Being a closely related family of the 12L circuit, STL and ISL circuits retain a close affinity 
to each other. As shown in Fig.4.7. the pnp transistor clamp of the ISL gate has been replaced 
by a schottky diode. whilst the collector output isolation remains as in ISL gate. The current 
supply for the base of transistor Tl is normally through a polysilicon resistor and this results 
in a more complex fabrication process. Like the I2L and ISL families. STL can keep the 
characteristics of high speed. high density and low power consumption. 
current-mode logic (CML) 
Figure 4.8 gives the basic CML configuration for a simple inverter gate. The transistor Tl 
can be switched on or off depending on the voltage Vin· During the ON state. the current is 
controlled by the preset current lp in the emitter of Tl and is limited so that Tl does not reach 
-- ----- - "-----------------------------. 
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saturation. The current Ip is controlled by a multiple-emitter transistor T2 working in its 
inverse mode. Unlike the ECL constant-current circuit. the switching currents of CML circuits 
are completely on and off under normal logic action. and thus total gate dissipation is, on 
average. much reduced. Furthermore the one current-source circuit can serve several logic gates. 
In order to increase the gate output drive capabilities. emitter-follower output buffers may be 
added at each gate output. Hence. CML can retain the speed advantage of ECL but at a 
reduction of power dissipation and chip area per gate. 
dielectric isolation bipolar process 
Dielectric isolation bipolar devices (Fig.4.9) are similar to the conventional ones. but with 
the addition of an insulating barrier, usually silicon dioxide, around each semiconductor 
element. This is utilised primarily to improve transient radiation tolerances and speeds. since 
the isolation barrier prevents leakages when a radiation burst breaks down the junction. 
although it does not necessarily improve total dose radiation tolerances. 
isoplanar bipolar process 
Conventionally. individual devices are junction-isolated by surrounding them with deep 
p+ diffusions. They will consume valuable silicon area and complicate the fabrication processes. 
One major advance in bipolar technology is the introduction of oxide isolation to ameliorate the 
above problem. This is also called LOCOS or ISOPLANAR process. As shown in Fig.4.10. silicon 
dioxide extending from the surface into the silicon as deep as the active components provides 
lateral dielectric isolation. Unlike junction-isolation. the depletion layer capacitance is 
diminished. Another advantage is that the contact diffusions may now extend out to the 
isolation border. which can reduce device size and ease mask alignment tolerances. Thus the 
process allows higher packing density and higher speeds. Many advanced bipolar devices such 
as Fairchild Advanced Schottky TTL (FAST) series. Texas Instruments Advanced Schottky 
(AS) series and Advanced Low Power Schottky TTL (ALS) series have adopted this process. 
collector diffusion isolation (CDI) bipolar process 
This process (Fig.4.11) is mainly adopted by Ferranti Ltd. to fabricate its CML devices. 
The deep N+ diffusion through the epitaxial layer provides the combined collector and isolation 
regions. Since the collector is a heavy doped n-type region. the transistor is suitable to operate 
in inverse-mode which is necessary for CML circuits. A particular feature of the CDI process is 
-------------------------------------------------------------------------------
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that thin epitaxial thicknesses (typically 2 p,m) and shallow diffusion depths (typically 1 p,m) 
are employed, giving a very narrow base width and hence a good operating speed. 
4.1.2 Metal oxide silicon (MOS) family 
The original terminology MOS was specific to earlier unipolar devices which employed a 
metal gate with silicon dioxide insulation. Nowadays. the designation is used generally to cover 
all the unipolar devices. 
MOS technology is quite different from bipolar technology which is essentially a vertical 
technology and current flows through the bulk silicon some distance below the surface. 
However. all the operating elements of MOS devices are located at the surface and current 
flows horizontally across the device. very close to the silicon-silicon dioxide interface. Field-
effect transistors (FET) are the active device elements in this family. 
n-channel MOS (NMOS) process 
Fig.4.12a shows the typical structure of a n-channel depletion-mode FET. When no 
voltage is applied to the gate. conduction between the source and drain can take place through 
then-type conducting channel. The current flow is a majority-carrier electron flow from source 
to drain. assuming the drain terminal is positive with respect to the source. Usually. the 
source is grounded with the substrate. If a negative potential is applied to the gate, positive 
charge carriers will be attracted toward the gate and the conducting channel is therefore 
depleted. ·Pinched off· voltage is defined as the gate to source voltage at which there is no more 
current flowing between drain and source. This device does not have many practical 
applications. particularly digital applications. 
A more useful structure is the n-channel enhancement-mode FET (Fig.4.12b). Due to the 
absence of diffused n-type conduction channel. there is no conduction between source and drain 
when no gate voltage is applied. However. if a positive voltage is applied to the gate. a 
conductive sheet of negative charges is formed under the gate oxide. If the drain is made 
positive with respect to the source. a current flow will be established between drain and source. 
The high density and favourable speed/power characteristics have enabled n-channel 
enhancement-mode MOSFETs to become the dominant commercial technology of the late 
1970"s. 
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Fig. 4.13 Cross section of silicon gate NMOS 
-- -------------------------------------: 
-96-
p-channel MOS (FMOS) process 
A PMOS device is similar to NMOS. but uses ann-type substrate with p-type source and 
drain diffused into the substrate. and the gate threshold voltage would be negative with respect 
to ground. Hence. it does not have many practical applications. 
silicon gate MOS process 
Silicon gate MOS is quite similar to the metal gate devices. but with the addition of 
polysilicon between the gate oxide and the metal (Fig.4.13). For silicon gate devices. the 'self-
aligning· process allows the more accurate control over the fabrication of the gate and hence 
improves the device performances. This ·self-aligning· process prevents the gate from 
overlapping the drain or source. thus reducing the drain-to-gate capacitance and the source-to-
gate capacitance and also allowing smaller device geometries to be reliably realised. A 
disadvantage. however, is that the gate breakdown voltage is lower and high voltage devices are 
not permitted. 
complementary MOS (CMOS) process 
The single CMOS inverter logic gate is shown in Fig.4.14a. Both the n-channel and p-
channel devices are now in enhancement mode. With V1n at zero voltage. n-channel device Tl is 
off but p-channel device T2 is on due to the forward gate bias voltage. Conversely. when V1n is 
positive. Tl is on and T2 is off. This circuit operation gives the advantages of very low 
quiescent power dissipation. The power dissipation is mostly due to the switching power which 
is proportional to the operating frequency. Also. the logic ·o· and logic •t• output voltages will 
be almost identically 0 V and Vdd respectively and the output impedance is the low 'ON' 
channel resistance of either Tl or T2. 
Traditionally. the metal gate CMOS requires guard bands to minimise leakage and 
parasitic elements and thus it has lower packing density and speed when compared with 
NMOS. The latest Si-gate CMOS process adopting oxide isolated or isoplanar process has 
changed this scene. This process which eliminates the guard rings. has not only increased the 
packing density but has also led to enhanced gate delay through reduced capacitances. For 
example. the LOCMOS (local-oxide CMOS) technology of Philips and the ISOCMOS (isoplanar 
CMOS) technology of Mitel are utilising this idea. 
.. ·- ·· -----------------------------........, 
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Fig. 4.14 Circuit diagram and cross section of CMOS logic 
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Fig. 4.15 Cross section of CMOS/SOS 
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Another new approach is the use of a twin-tub structure. with a deep p-well for the n-
channel transistors and a deep n-well for the p-channel transistors. This structure allows the 
doping levels in the n-well and p-well to be optimised independently by implantation and to 
be protected against punchthrough and breakdown. 
silicon-on-insulator (SOl) process 
The SOl process fabricates MOS devices on insulating substrates such as silicon dioxide or 
sapphire. Fig.4.15 illustrates a silicon-on-sapphire (SOS) process in which the silicon is etched 
into islands which are completely isolated from each other by the insulating sapphire substrate. 
These islands are then selectively doped by ion implantation to form individual transistors. 
When comparing it with bulk silicon technology. SOl or SOS technology offers many 
advantages: 
1) The .circuit density is higher because the insulating properties .of the substrate allows the 
elimination of oxide or doped areas. necessary in bulk silicon to isolate individual 
transistors one from another. 
2) The insulating substrate reduces parasitic capacitances which allows higher speeds of device 
operation; and lower power dissipation compared to bulk silicon devices of similar 
dimensions. 
3) The insulating substrate prevents the existence of the parasitic SCR structure and so is free 
of latchup problems. 
4) SOl or SOS technology having the property of dielectric-isolation is suitable to fabricate 
radiation hardened devices because there is no possibility of field inversion or of 
punchthrough to adjacent devices or to the edge of a well. Also. SOl or SOS has a much 
greater tolerance for single event upset. 
5) It has a high level of design flexibility which is important to the user-customised circuits. 
6) Other advantages include low power dissipation during high speed operation. wide 
operating voltage range. scalability and testability. 
One disadvantage of SOS is the higher leakage current in the order of nA as against pA for 
the bulk silicon CMOS process. However. this is not important for digital circuits. 
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Although SOS technology has many advantages over the bulk silicon process. it has not 
replaced bulk CMOS because the sapphire substrate is much more expensive than silicon and 
also the manufacturing cost is expensive. Nowadays. it is mainly for the markets of high 
performance and radiation hardened products. 
At the moment. a great deal of research work is being conducted to seek a cheaper way of 
producing the insulating substrate and to replace the expensive sapphire [76]. Amongst the 
several SOl technologies being investigated at the present time [114. 115]. the front runner one 
is SIMOX (separation by implantation of oxygen). which is the simplest of all SOl techniques 
and has the best chance of supporting VLSI circuits in the near future. The material formation 
requires just two additional steps. an ion implantation and an annealing. in a conventional 
integrated-circuit fabrication sequence. The first step is a very high dose. 1018/cm2• and high 
energy (> 150keV) oxygen ion implant. This is followed by a high-temperature anneal 
(1150-1400 o C). After annealing. a thin layer of single-crystal silicon remains on top of a 0.3 
to 0.5 p,m layer of silicon dioxide. A 0.3 to 0.5 p,m epitaxial layer is grown and then the 
conventional CMOS fabrication sequence is followed. Another common approach is zone melt 
recrystallisation (ZMR). The recrystallisation of polysilicon films deposited on silicon dioxide 
layers can be accomplished in a variety of ways. Recently. the specially designed graphite strip 
heater has improved the quality of the substrate. The ZMR process is inexpensive and 
compatible with bulk CMOS. but its scalability to larger wafer sizes is still suspect. 
4.1.3 A comparison of available technologies 
The two contradicting factors. speed and power. are the essential factors when choosing a 
suitable technology for certain electronic designs. Table 4.2 lists the typical speed and power 
data amongst the silicon families and it is represented graphically in Fig.4.16. These figures are 
only an illustration of the typical behaviours of different technologies and individual devices 
may sometimes perform differently. It can be seen that ECL has the highest speed capability 
and consumes the most power. Its speed performance is closely approached by the ASTTL and 
high speed CML but requiring less power. It is obvious that MOS devices have advantage in 
power consumption but they are slower than most of the bipolar families. However. it should 
be noted that the power consumption of CMOS devices depends on the operating frequency and 
it will approach that of the bipolar devices for high speed applications. Bipolar devices 
consume the same amount of power during quiescent state but it is negligible for CMOS 
--- --- -------------------------------: 
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devices. 
Fig.4.17 shows the complexity of different technologies and obviously. CMOS technology 
has higher packing density than bipolar families due to its simplier transistor structure. Only 
the I2L technology from the bipolar families can approach the complexity of the MOS families. 
Although having the merits of high packing density and low power consumption. 
conventional CMOS technology cannot replace the bipolar technology in many applications due 
to its poor speed performance and output driving capabilities. This has changed nowadays 
because the continued scaling in device geometry and improvements in fabrication processes 
have brought new families of CMOS devices to the market [56, 57]. Several CMOS families 
emerged in 1986 and they included the Fairchild Advanced CMOS technology (FACT); 
Advanced CMOS Logic (ACL) developed jointly by Texas Instruments. Philips and Signetics; 
ACT offered by VTC. Pace and Performance Semiconductor Corp; and an ACL family from 
RCA Corporation. The characteristics of these new CMOS families are listed in Table 4.3 and 
are compared with the bipolar families. It can be found that the ACL technology have better 
speed performance than the ALS family. The traditional poor driving capabilities of CMOS 
technology is no longer a pitfall; and it is even better than the bipolar family. This also leads 
to very large fanout. Like its precedents, these new CMOS families still maintain the merits of 
wide operating temperature range. flexible power supply requirements. high noise margin and 
low power consumption. 
Equipped with so many advantages. CMOS has become the dominant technology in the 
semiconductor market and this trend is seen to continue in the coming years. In the bipolar 
family, ECL and CML technologies can still survive and share the markets for high speed 
applications. 
4.2 Custom IC technology [54,55] 
The proposed on-board processing satellite payload is so complicated that if ordinary 
·off-the shelf" components are used. it would definitely exceed the capability of the satellite in 
terms of power, mass. and size. It is important to put as much processing power as possible in 
each integrated circuit in order to reduce the number of chips as well as mass and power. Also. 
reliability of the complete system is increased if the number of interconnectiol_lS between chips 
are reduced. Custom IC technology must be employed to implement the OBP transponder so 
.. .. .. ··-···· ··-----------------------, 
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Family Typical gate Typical power Power-delay Fabrication 
delay (ns) per gate (m W) product ( pJ) masks required 
Standard TTL 10 10 100 7 
AS TTL 2 10 20 8-9 
LSTTL 7 2 14 8-9 
ALSTTL 4 1 4 8-9 
I2L 15 0.05 0.8 8 
Isoplanar I2L 4 0.05 0.2 8-10 
ISL 4 0.4 1.6 9-10 
STL 2 0.4 0.8 12 
ECL 1 20 20 7-10 
CML 8 1 8 7-10 
High speed CML 3 0.3 1 7-8 
PMOS 50 1 50 6 
NMOS 15 0.5 7.5 6-8 
High volt. 100 2.5* 250* 7-8 CMOS 
Low volt. 30 0.2* 6* 7-8 Si gate CMOS 
OI Si gate 10 0.15* 1.5* 7-10 CMOS 
Si gate 3 0.15* 0.45* 7-8 CMOS/SOS 
*At lMHz, v DD = sv, cout = SpF, static dissipation= 0 
Table 4.2: Typical speed and rower data for Silicon technologies 
[Ref. 55 pl15-116 
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Characteristics 
ｾ･｡ｴｵｲ･＠ size (p. m) 
Ioper. temp. range (oC) 
oper. volt. range (V) 
input volt. limits (V) VIH(MIN) 
VIL(MAX) 
output volt. limits (V) VOH(MIN) 
VOL(MAX) 
input current (p.A) IIH 
IlL 
output current (mA) 1oH 
[at V 0 (limit) ] 1oL 
DC noise margin (V) 
low/high 
DC fanout (LSTIL) 
power/gate (mW) 
propagation delay (ns) 
Table 4.3: 
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LS ALS AS HCMOS FACT 
- - -
2p.m 1.2p.m 
0-70 0-70 0-70 -40-85 -40-85 
5±5% 5± 10% 5± 10% 2-6 2-6 
2 2 2 3.15 3.15 
0.8 0.8 0.8 0.9 1.35 
2.7 2.7 2.7 vcc-0.1 vcc-0.1 
0.5 0.5 0.5 0.1 0.1 
20 20 20 1 1 
-400 -200 -300 -1 -1 
-0.4 -0.4 -2 -4@ -0.8V -24@ -0.8V 
8 8 20 4@ 0.4V 24@ 0.4V 
0.3/0.7 0.4/0.7 0.4/0.7 0.8/1.25 1.25/1.25 
20. 20 50 10 60 
2 1 10 0.1/MHz 0.1/MHz 
7 4 2 8 5 
Characteristics of several logic families 
[Ref.56 p47] 
ACL 
1p.m 
-40-85 
3-5.5 
3.15 
1.35 
vc8-o.1 .1 
1 
-1 
-24 
24 
1.25/1.25 
60 
0.1/MHz 
3 
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that the number of chip can be minimised. Hence, a study on the current and near future 
capability of custom IC technology has been carried out. The classification of custom IC 
technology shown in Table 4.4 is first introduced in the following. 
4.2.1 Full custom design 
In this approach, the circuit and layout design is done by persons expert in the detailed 
design of gate structures and interconnect topology at the silicon level. The chip designer can 
have much flexibility to make the most efficient use of the silicon area. It is possible to use 
different device geometry sizes in different parts of the circuits in order to maximise 
performance and/or minimise silicon area. Interactive with the computer aided design tool. the 
designer can place and route the chip in such a way as to minimise silicon area and any critical 
on-chip interconnect lengths. Also, novel gate structures can be introduced to provide specific 
combinatorial logic requirements. 
Although the silicon is utilised in the most efficient way, this approach will certainly 
involved long design times and lot of manpower and thus the cost is higher. 
4.2.2 Cell-based design 
Like the full custom design, this technique also requires the production of a full mask set. 
typically as many masks as the full custom approach. The main difference is that there is an 
availability of a library of proven standard circuit designs, usually called 'cells' or 'macros'. 
such as gates. latches, flip-flops. memories and other functional entities. These cells themselves 
are custom-designed to achieve maximum circuit efficiency and minimum silicon area. A 
designer can now partition his circuit requirements into functional blocks corresponding to 
available designs in the cell library. He then needs to lay out the required cells and design their 
required interconnections. including final input and output connections. He is aided with CAD 
tools to minimise the silicon area. After this placement and routing job. the required complete 
set of masks to fabricate the unique assembly of macros plus their interconnect are generated 
and the chip can be fabricated in the conventional manner. 
This approach can save some time and manpower because the detailed design at the 
transistor level is eliminated. However. the final silicon area of this approach may be 30-50% 
greater than a corresponding full custom design. 
I 
Full Custom Design 
Fully hand-crafted 
and optimised 
silicon design at 
device level to meet 
the specific customer 
requirements 
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Custom Design 
I 
I 
Semi-custom Design 
I I I 
Cell-library 
approach 
I 
Design of required 
circuit using a 
library of pre-
designed functional 
cells and produce a 
set of specific 
design masks 
Gate array 
approach 
. I Destgn of the on-
chip 
interconnection 
pattern to meet the 
speci:fi.ca tion and 
produce a set of 
specific 
interconnection 
masks 
Fabricate on standard 
technology fabrication line 
Table 4.4: Showing the difference ｷｾｹｳ＠ of custom design 
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4.2.3 Gate array design 
In this approach, the manufacturers have already pre-processed some standard LSI or 
VLSI chip containing an uncommitted array of identical cells, usually NAND or NOR gates and 
the final processing stage of metallisation of interconnection is omitted. These chips can be 
fabricated in quantity and held in stock to await final specific dedication. Figure 4.18 shows the 
layout of a conventional gate-array chip. The interconnections between these gates are designed 
by the customer to implement its individual circuit requirements. The customer then gives the 
mask of metallisation to the manufacturer so that the final wafer processing step can be 
completed. 
The obvious advantage of this approach is that a full set of masks does not have to be 
made for each custom application; only the dedication masks are required. However. the 
utilisation of the silicon area is poorer than the previous two approaches. 
4.2.4 Selection of custom technology [59-62] 
There are pros and cons for the three custom design techniques mentioned above. In order 
to choose a suitable technique to implement certain circuits for certain applications, it is 
necessary to identify the factors affecting the choices. They are cost. timescales. capability and 
flexibility. ease and accuracy of design. Each of these factors will be discussed below. 
cost 
The cost of any chip is given by: 
where 
cost= DIN+ chip+ F 
D =development cost 
N = number of chips manufactured 
chip= unit chip cost in production 
F = packaging. testing ... etc costs per chip 
The development cost is determined by the sum of the design costs and the prototype 
fabrication costs. 
For the gate array approach, the design costs will depend on the size of the arrays. circuit 
complexity. and the design aids available. Nowadays. there are already a strong support of 
CAD tools to assist the placement and routing tasks and thus the design costs can be kept 
----------------------------------------------------------------------- -- -----
Fig. 4.18 
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lower. The prototype fabrication costs of gate array is definitely the lowest because with the 
uncommitted silicon produced in large volume. only the metal masks for each circuit are made 
and only the metal layers are fabricated. This must be cheaper than a technique requiring a full 
mask set. On the other hand. the production cost of each gate array product is relatively higher 
because of the larger number of gates required. Being fixed sizes. not all of the gates of a gate 
array are normally utilised and hence a gate array chip size will be larger for the same 
fabrication technology than the other custom design techniques of the same circuit. Also. even 
for the same circuit. gate array chips will occupy more silicon area (and then more expensive) 
due to not being as closely packed as other techniques. Hence. having a relatively low 
development cost and high production cost compared with a full-mask set system. the gate 
array approach tends to be more economic at smaller volume production (Fig. 4.19). 
The design portion of the development cost of the cell-based system will be similar to 
that of the gate array design because like gate array design. the cell-based design is aided by 
many CAD tools. However. the prototype fabrication costs will be considerably larger than for 
the gate array approach as a result of the production and fabrication of the complete mask set. 
Since the layout of a cell-based design is more efficient than a gate array. smaller silicon area 
will be required for the same circuit and thus the production cost is lower than the gate array 
approach. Overall, the development cost is higher for a cell-based design than a gate array. but 
the cost per working die is less due to the fact that more dice can be obtained from each wafer. 
This makes cell-based design more economic at higher volume production (Fig.4.19). 
For full custom design. the long and costly manual design phase will certainly lead to a 
very high design cost. The prototype fabrication costs will be similar to the cell-based design. 
but these costs are usually dwarfed by the design cost. Full custom design can achieve the 
minimum chip size and thus the production cost will be lower than the cell-based approach. As 
a result of these characteristics. full custom design is considered to be economics only at very 
high volume production. 
timescale 
The length of the design phase of both gate array and standard cell is almost the same 
since both design works are aided by the CAD tools. However. the standard cell involving 
more fabrication processes will lengthen the production time of the first prototype when 
compared with gate array approach. As quoted by Plessey [58]. the turnaround time for gate 
RELATIVE 
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Fig.4.19: The cost-volume curves for various design techniques [54] 
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array approach and cell-based approach is in the region of 8-12 weeks and 16-20 weeks 
respectively for the use of CMOS technology for 1000-gate designs. However, some IC 
manufacturers can now deliver the prototype gate arrays 2-3 days from the time of design 
verification. For example, Fairchild using an electron-beam lithography system and a Cray 1 
supercomputer for simulation can achieve this goal [64]. In practice, the time will sometimes be 
prolonged by the long queues awaiting for the services. 
Owing to the same reasons for the high production costs of the full custom approach, the 
time taken to design and produce a full custom chip is the longest amongst the custom design 
techniques. 
capability and flexibility 
If considering the chip complexity. the number of gates in a full custom design chip will 
be higher than the cell-based which in turn is higher than the gate array approach; assuming 
the same die size. The ratio of these will be roughly 1: 1.3: 2.5 for gate array. cell-based and 
full custom approach respectively [59]. 
Gate arrays can accommodate virtually any purely digital function on chip. with the 
exception of memory components which are so wasteful of gate arrays area as to be 
impractical. Also. the analogue function is usually impractical to be incorporated in the gate 
array design except some pure analogue arrays or a few mixed analogue/digital arrays. 
Because every mask level is customised. cell-based systems can be much more flexible by 
using pre-designed cells for effectively any function including digital. analogue. memory ... etc. 
In practice. the limited number of cells in the cell library will make the cell-based system less 
flexible than the full-custom approach which can be considered as totally flexible. 
ease and accuracy 
The design of a gate array product is much easier nowadays due to the availability of a 
comprehensive range of CAD tools. These tools can perform simulation. layout and testing. 
Similar CAD is generally available for cell-based design. 
Because of the total :flexibility of full custom approach, CAD tools tend to be large and 
complex. but even then they are usually less 'fool-proof" and comprehensive than the semi-
custom technology. leading to a higher probability of errors. 
-------------------------------------------, 
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summary 
In short, gate arrays have the characteristics of relative cheapness, quick turnaround time, 
large range of options. wide range of supported CAD tools. and are suitable for lower volume 
production (Fig.4.20). A cell-based approach is more .flexible and yields denser chip counts than 
gate array at the expense of higher cost and longer turnaround time. Though full custom 
approach is the optimum design, its long turnaround time and very high development costs 
make it only suitable for very high volume production. 
In order to keep gate arrays ahead of the competition, some manufacturers have altered 
the conventional gate array architectures to make them more .flexible. One common technique is 
to incorporate memory devices within the gate array structures because the inefficiency of 
implementing memory devices in a gate array design has restricted its range of applications. For 
example, companies such as Fairchild, Toshiba. Fujitsu, Hitachi, LSI and Motorola have array 
products that have varying sizes of RAM and ROM. In addition to memory arrays. a few com-
panies like LSI Logic produce arrays containing LSI level blocks such as 
multiplier/accumulator and ALUs [63]. These novel structures are now blurring the distinc-
tions between gate array and standard cell design styles. 
4.2.5 CMOS/bulk gate array technology [65 -7 4] 
For space applications, chips are produced at low volumes and thus the gate array 
approach is the most likely custom design technique to be utilised. Hence. the discussion herein 
about the state-of-the-art and near future trends of the custom IC using different technologies 
will concentrate on the gate array approach. This work is mainly based on the information 
obtained from the Plessey report [58] and the ESTEC workshop report [65]; also from the 
manufacturers' brochures and reports in the electronic press. The Plessey report is a very good 
source for use in predicting the trend of VLSI technology and it aids us to establish the tech-
nology baseline. Since it was written about four years ago. it is now possible to confirm some 
of the predictions made in the report and to update them as necessary. 
In this section. we concentrate mainly on the CMOS technology because it is the main-
stream VLSI technology as shown in Fig.4.21. By applying a fine lithography process. the scale 
down of each dimension of the CMOS device has resulted in a higher current drive force and 
decreases in the parasitic capacitances of wiring: thus the speed is much increased. For VLSI 
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devices. the number of gates which can be integrated in one chip is heavily dependent on the 
power dissipation of the technology used. The low power characteristic of the CMOS devices 
enables itself to be the most suitable technology in the VLSI era. CMOS devices are classified 
into CMOS/bulk and CMOS/SOS and these will be discussed separately. 
Some of the latest gate array products are listed in Table 4.5 and the state-of-the-art of 
the CMOS technology is reflected in this table. It contains 2 levels of metallisation and 1.25-
p.m design rules. Table 4.6 and 4.7 are taken from the Plessey report [58] which predicts the 
evolution of Si-gate CMOS/bulk technology. The following discussions will be based on the 
data in Table 4.5 plus other information collected. The Plessey predictions will be updated 
whenever necessary. 
advance of gate array technology 
The semiconductor IC market has grown rapidly in recent years. The competition amongst 
the manufacturers has driven them to boost both speed and chip complexity. One obvious way 
is to scale down the feature size of the transistors. 1.25-p.m CMOS technology is becoming 
mature and can be found in many commercial products. In the late 1988 or 1989 more 
manufacturers will introduce semi-custom products based on the next generation CMOS 
processes with 0.8- to 1-p.m design rules [75]. Currently. only companies such as Perfor-
mance Semiconductor Corp. and Cypress Semiconductor Corp. are producing memory and logic 
products based on such aggressive processes. However. other companies such as Intel. LSI Logic. 
Motorola and Texas Instruments and several Japanese companies have announced that they 
will soon introduce the submicron products. Technology required to fabricate devices with 
even smaller geometries is being pursued vigorously in many semiconductor firms. This is 
accelerated especially by the U.S. VHSIC program whose goal is to achieve 0.5-p.m feature size 
with 500.000 devices per chip [73.74]. This development work will be finished by 1989 and 
thus commercial products using 0.5 p.m are expected to be marketed in the early 1990's. 
Many manufacturers have now given up the conventional gate array architecture and 
adopt another idea to increase the chip complexity [70]. This is the channelless or "sea-of-gates· 
architecture. Unlike the conventional one. it does not have any dedicated channels for intercon-
nections; virtually every square micron of the chip can be allocated to gate structures. The lines 
are run over or through the gate areas in the array and the many unused contact points appear-
ing in the conventional architecture are not eliminated. From Table 4.5. it can be seen that this 
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Company Products Technology Typ. Toggle Power Gate I/0 others 
delay freq. pW/gaiA complexity pins 
(ns) (MHz) per MH'& 
ICon trol Data VLSI7000 ＱＮＲＵｾｴｭ＠ DLM 0.9 50 4 20k 238 
ｾｵｳｴｯｭ＠ MOS Array csooo ＱＮＲＵｾｴｭ＠ DLM 0.5 250 16 25k 280 
!Fairchild FGCseries Ｒｾｴｭ＠ DLM 0.9 210 20 8k 161 
!Fujitsu AV series ＱＮＸｾｴｭ＠ DLM 1.4 85 25 8k 160 
UH series ＱＮＵｾｴｭ＠ 3LM 0.9 120 - 20k 220 dlc:l2.lx12.7mm 
AU series ＱＮＲＵｾｴｭ＠ 3LM 0.8 
-
20 lOOk 400 
channelless (80% util.) 
!Hitachi HG62B series Ｒｾｴｭ＠ DLM 1.8 25 8 12k 224 
HG62E series ｬｾｴｭ＠ DLM 0.7 55 4 24k 272 
!Honeywell HC20k ＱＮＲＵｾｴｭ＠ DLM 0.8 100 0.16 20k 238 
!Hughes U series Ｒｾｴｭ＠ DLM 0.7 200 8 40k 248 75% gate util. 
channelless (50% util.) if using 3LM 
U-III series ＱＮＵｾｴｭ＠ DLM 0.4 500 6 130k 404 
channelless (50% util.) 
ntel Dl5A ＱＮＵｾｴｭ＠ DLM 0.7 65 0.25 20k 210 
1 ntersil IGC20K Ｒｾｴｭ＠ DLM 1.8 50 
-
13.5k 
-
Lsi LL5000 Ｓｾｴｭ＠ DLM 2.5 - 20 6k 180 
LL7000 Ｒｾｴｭ＠ DLM 1.4 - 18 10k 232 
LL9000 ＱＮＵｾｴｭ＠ DLM 1 60 18 10k 232 
LCAlOK ＱＮＵｾｴｭ＠ DLM 0.7 200 12 125k 256 die:1.5x1.5cm 
channelless (50% util.) 
LSA2001 Ｒｾｴｭ＠ DLM 1.4 - 18 3k 228 plus 2k RAM, 
16-bit ALU 
LCA100K ｬｾｴｭ＠ 3LM 0.46 300 12 236k 256 dle:l.Sxl.Scm 
channelless (lOOk usable) 
ｾ｡ｴｲ｡＠ Harris MB series 2JJ.m DLM 1.5 50 20 7.5k 168 
MAF series ＱＮＲｾｴｭ＠ DLM 1 
-
25 1.2k 
-
Marconi MA2000A 3JJ.mDLM 1.6 60 3 7k 128 
MA9000 Ｓｾｴｭ＠ DLM 1.7 50 2 4k 102 
MA4000 2JJ.mDLM 0.9 100 2 lOk 160 
ｾｯｴｯｲｯｬ｡＠ HCA6200 Ｒｾｴｭ＠ DLM 1.5 55 20 . 8.5k 168 
HDC series Ｑｾｴｭ＠ 3LM 0.3 155 6 lOOk 512 die:1.2x1.2cm 
channelless (80% util.) avail. in 1988/9 
NEC JJ.PD65k-3 Ｒｾｴｭｄｌｍ＠ 1.4 50 20 llk 188 
JJ.PD65k-4 1.5JJ.m DLM 0.8 140 15 20k 266 
ＱＮＲｾｴｭ＠ 3LM 0.56 200 12 50k 334 lOOk-gate if 4LM 
INat. Semi. SCX6200 series 2JJ.mDLM 1 100 35 12k 200 
lOkVHSIC 1.25JJ.m DLM 0.7 200 0.6 10k 150 
iPtessey CLA5000 2JJ.mDLM 1.2 100 3.5 10k 176 
CLA6000 1.5JJ.m3LM 0.65 180 1 128k 256 avail. in 1988 
!Raytheon RL1000 series lJJ.mDLM 0.3 250 8 20k 160 low power 
ｾｩｬｩ｣ｯｮｩｸ＠ Si6000 series 2JJ.mDLM 1.7 50 
-
6k 154 
Si7 000 series 1.5JJ.mDLM 0.8 
-
20 9k 188 die:8. 7x10.2cm 
ｾｇｓ＠ HSG7000 2JJ.m DLM 1.4 80 17.5 lOk 158 
ISB9000 1.5JJ.m DLM 0.7 150 20 20k 190 
rr1 TGC100 series lJJ.mDLM 0.5 208 
- 8k 142 
rihomson TSGB 2JJ.mDLM 1.2 40 
-
10k 192 
& Mostek TSGC 1.2JJ.mDLM 0.8 60 20 lOk 192 
12000 series ＱＮＲｾｴｭ＠ DLM 0.3 
- - 128k 320 90% util. if 3LM 
channelless (40% util.) 
ｾｯｳｨｩ｢｡＠ TC19G 1.5JJ.m DLM 1 120 16 lOk 232 
TCllOG 1.5JJ.m DLM 0.7 150 14 129k 360 
channelless (40% util.) 
TC120G 1JJ.mDLM 0.4 200 
-
120k 360 
VLSI VGTlO series Ｒｾｴｭ＠ DLM 1.2 50 20 lOk 140 
VGTlOO series 1.5JJ.m DLM 0.8 70 20 66k 348 
VGT200 series 1.5JJ.m DLM 0.56 
- -
(65k usable) 
-
Table 4.5: A list of some of the latest CMOS gate arrays 
(June 1988, sources from various manufacturers' brochures 
and electronic press) 
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Feature size (p.m) 5 2.5 1.25 0.5 0.25 
Production timescales 
Europe 1982 1984 1986-87 1991-94 1995-98 
America 1982 1983 1985-86 1990-93 1995-98 
Japan 1982 1982 1985-86(87) 1990-93 1995-98 
Logic complexity 4 4 4 4 4 
<components per gate) 
Supply volt.(internal) (V) 5 5 3 (5-3) 3 2 
Signal swing (internal) (V) 5 5 3 (5-3) 3 2 
;Noise margin (V) 2.5 2.5 1.5 1.5 1 
:fyp. gate delay (ns) 7 1.75 0.5 (0.75) 0.16 0.1 
Max. operating freq. (MHz) 35 143 500 (330) 1500 2500 
rJ'yp. max. system clock (MHz) 14 57 200 (130) 625 1000 
Power delay product (pJ) 3.5 1.5 0.16 (0.25) 0.064 0.032 
Packing density (gates/mm2) 150 600 2.4k (1.2k) 15.000 60,000 
Yieldable chip size (mm.sq.) 7 7 10 (7-10) 10 10 
No. of gates per 7.500 30,000 240k (55k) 1.5M 6M yieldable chip 
No. of gates per Watt 8,000 5.000 14k (18k) 10,000 12,000 dissipation 
Temp. ｲ｡ｮｾ･＠ (oc) -55- +125 -55- +125 -55- +125 -55- +125 -55- +12" 
Table 4.6: Technology properties and influence of scaling on CMOS/bulk process 
(original source is from Plessey [58] and revised figures are bracketed) 
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Feature size (,am) 5 2.5 1.25 0.5 
Delay (ns) 5 1.25 0.5 0.15 
PDP (pJ) 10 5 0.72 0.228 
power/gate 10 5 0.72 0.228 (iJ. W /gate/MHz) 
Gates/Watt 2000 1000 2770 2083 (at freq=1/4 x delay) 
gates/mm2 77 616 2464 15400 
system clock (MHz) 20 80 200 666 (1/10 x delay) 
gates/6.25mm sq. chip 2700 21500 85700 536000 
no. of metallisation 2 3 3 3 layers 
Table 4. 7: Trend of CMOS gate array predicted by Plessey 
[Ref .58 Table 2.2.2] 
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architecture can increase the gate complexity beyond 100,000. However. assuming double layer 
metallisation. the gate utilisation of the channelless arrays is about 50% which is much lower 
than the 95% found in the conventional arrays. Anyway. the total usable gates are still 
increased. 
With a regular channel structure. multi-level metallisation can dramatically boost the 
gate capacity. The structure increases the number of interconnections in much the same way 
that a multi-layer PC board does and the interconnect area required is considerably reduced 
(Table 4.8). From this Table, it can be found that three layers of metallisation allows all of 
the interconnects to be placed on top of the cells so that no active area is wasted for routing 
purposes. Hence. it is possible to accommodate roughly the same number of gates on the gate 
array and standard-cell structure. For channelless arrays. multi-layer metallisation can 
increase the gate utilisation: for instance. as shown in Table 4.5. 75%-90% gate utilisation can 
be achieved when adopting three layers of metallisation. 
supply voltage 
Much of the current 1.25-p.m devices are still operating at 5-V supply in order to be com-
patible with other existing devices. This is opposed to the Plessey prediction (Table 4.6) which 
anticipates that 3-V supply is adopted for devices with 1.25-p.m design rules or below. How-
ever. it is generally felt that the supply voltage will be reduced to 3V as feature size is con-
tinually scaled down. This is due to the scaled processes. the associated shallower junctions, 
greater doping concentrations. sharper edge profiles and reduce radix of curvature will all make 
the reduction of supply voltages inevitable so as not to exceed the power dissipation and break-
down limitations. 
gate delay 
The speed of operation will be improved at reduced feature sizes due to the reduction in 
channel lengths. base widths and parasitic ｣｡ｰ｡ｾｩｴ｡ｮ｣･ｳＮ＠ Contact resistances and track 
impedances. however. will need to be kept low to obtain the full advantage of scaling. Also 
carrier mobility will degrade due to the increase in doping densities and electric fields. 
The gate delay is related to the loading conditions and the figures shown below refer to 
the condition with two fanouts. 
- -- ---------------------------r 
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Standard Gate 
cell arrav 
lLM 25% 50% 
2LM 15% 50% 
3LM 0% 0% 
Table 4.8: Percentage of active area required for interconnect for 
different level of metallisation 
[Ref.58 Table 7.1] 
------------------------------------- -
.. - . -·--- --------- - ------------------r 
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Prediction from Plessey [58] 
extracted from Table 4.5 
revised by Plessey [65] 
1.5 p.m 
0.6ns 
0.7-1ns 
0.9ns 
1.25 p.m 
0.5ns 
0.5-0.9ns 
0.7ns 
This data. when compared with Fig.4.22. reveals that the earlier predictions from Plessey were 
slightly optimistic and a correction factor of 1.5 is indicated. The more realistic figures are 
0.9ns and 0.7ns for 1.5-p.m and 1.2-p.m devices respectively. 
power dissipation 
Power consumption of each gate is an important parameter because it will limit the chip 
complexity. Referring to Table 4.5. the power consumption of the gate array products from 
different manufacturers vary significantly. For 1.25-p.m products. the power per gate ranges 
from 0.16 to 15 p.W/gate/l\1Hz whilst the predicted data from Plessey is 0.72 p.W/gate/MHz. 
The predicted figure tended to be lower because it assumed that the supply voltage was scaled 
from 5 to 3 Volts. 
chip complexity 
The number of gates per chip depends on the packing density and chip size. In Table 4.6. 
the chip size is increased from 7 mm sq to 10 mm sq when 1.25-p.m devices are produced. As 
the chip size is increased. the percentage yield becomes lower. Only a few large chips introduced 
recently are reported to have this size. For instance. the LSI Logic's LCA lOOK series has a chip 
size of 15 mm sq. Generally. the chip size ranges from 7 mm sq to 10 mm sq. Also. only part 
of the chip is the active area because some area (about 10%) is wasted for interconnection. I/0 
pads and bond pads. It will be recalled from Table 4.8 that the percentage of active area also 
depends on the number of layers of metallisation used. 
Plessey [65] have recently revised the maximum number of gates per chip (Table 4.9) 
because their earlier predictions (Table 4.6) were too optimistic. The gate density for 1.25 p.m 
should be about 1.500 gates/mm2• this being similar to the U.S. VHSIC phase I product. 
Feature sizes 
3p.m 
2p.m 
1.5p.m 
1.25p.m 
lp.m 
conventional arrays 
(80%-90% gate utilisation) 
6k gates 
13k gates 
20k gates 
25k gates 
channelless arrays 
(50% gate utilisation) 
40k gates 
130k gates 
236k gates 
The above data is extracted from Table 4.5 and it summaries the chip complexity of the 
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Fig.4.22: Gate delay of CMOS technology versus feature size 
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Feature Max. gates Max. speed (MHz) 
size (,u.m) per chip for real logic 
Production 2.5 20,000 60 
Design start 1986 1.5 50,000 120 
Design start 1987 1.2 150,000 150 
Design start 1988 1.0 250,000 170 
Table 4.9: Max. gate count for different features size 
(revised by Plessey [65]) 
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Fig.4.23: Predicted chip complexity with minimum feature size and time [58] 
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current gate array products. Fig.4.23 taken from the Plessey report predicts the chip complex-
ity of custom products. Plessey has slightly under-estimated the complexity of the gate arrays 
because they thought that the gate arrays would begin to lose their effectiveness in the region 
of 10.000- to 20.000-gate complexity. This may apply to the conventional channeled gate array 
structure. However. with the introduction of the new channelless architecture, it is possible to 
have chip complexity more than 100,000 gates. 
smnmary 
Since 1.25-p,m devices are now available. the predictions on the 1.25-p,m technology in 
the Plessey report [58] can be updated. A scaling factor of 1.5 is required to correct the predic-
tions about the gate delay and the power delay product whilst a factor of 0.5 is used to correct 
the packing density (Table 4.6 & 4. 7). The same scaling factors are used to modify the predic-
tions on 0.5-p,m and 0.25-p,m technology since. at the moment there are not many realistic 
data to confirm these submicron predictions. 
4.2.6 CMOS/SOI gate array technology 
The type of CMOS/SOI devices available nowadays is the CMOS/SOS. As mentioned in 
section 4.1.2. CMOS/SOS offers a high performance capability which supplies all the advantages 
of CMOS plus the benefits of an insulating substrate. These include reduced capacitances and 
thus lower power dissipation and increased speed over CMOS/bulk process. However. 
CMOS/SOS seems to suffer from silicon-sapphire interface problems and high material costs. 
The companies specialising in SOS products are Marconi and ASEA HAFO in Europe; RCA 
and Hughes in America. Their markets are mainly the military and space industries. Table 4.10 
lists the current semicustom SOS products from these companies. It can be seem that all the 
SOS products are radiation hardened and are suitable for satellite applications. 
Marconi Electronic Devices Ltd. (MEDL) at Lincoln for SOS and bulk CMOS products 
were established in 1981. Table 4.11 [65]) illustrates that their SOS process can reach or even 
overtake the goals of the US VHSIC program. The company now have 5-p,m SLM (HSOS I). 3-
p,m SLM (HSOS II) and 3-p,m DLM (HSOS III) products in production. The HSOS III MA9000 
series. the first commercially available DLM (dual level metallisation) SOS gate array, has been 
introduced recently. Products using bulk CMOS can be converted into this SOS gate array in 8 
weeks. The latest standard cell family MACROSOS I is a new DLM cell library together with 
. -. . ·- ... ﾷﾷﾷＭﾷＭ ﾷ ＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭｾ＠
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Company Product Technical 
and process specifications 
Marconi 5p.mCELLSOS typ. delay: 5ns 
(MEDL) S.C. op. freq.: 25MHz 
SLM 3p. W /gate/MHz 
(HSOSl) 1.8k gates 
3p.m CELLSOS typ. delay: 2ns 
S.C. op. freq.: 40MHz 
SLM 3p.W/gate/MHz 
(HSOSII) 6k gates 
3p.mMA9000 typ. delay: 1. 7ns 
G.A. op. freq.: 50MHz 
DLM 4p. W /gate/MHz 
(HSOSIV) 4k gates 
3p. m Macrosos I op. freq.: 90MHz 
S.C. 1.5p. W /gate/MHz 
DLM up to 6k gates 
(HSOS IV) 
1.5 p. m Macrosos II op. freq.: 140MHz 
S.C. 0.7p.W/gate/MHz 
DLM lOOk gates 
(HSOS VI) 
ASEA 4p.mSLM typ. delay: 4ns 
HAFO S.C. op. freq.: 50MHz 
(SOS 3) lp.W/gate/MHz 
2k gates 
4p.mSLM typ. delay: 4ns 
S.C. op. freq.: 50MHz 
(SOS4R-B) 2k gates 
2p.mSLM typ. delay: 1.2ns 
S.C. op. freq.: lOOMHz 
(SOS4R-C) 6k gates 
RCA 3p.mSLM typ. delay: 2.3ns 
S.C. 3.3k gates 
1.25p.m SLM 2.7k gates 
G.A. 
1.25p.m DLM 5k gates 
G.A. 
(SOS 4) 
S.C.= standard cell, G.A. =gate array 
DLM = dual level metallization, SLM = single level metallization 
Table 4.10: A list of SOS semicustom products (June. 1988) 
(source: from various manufacturer's brochures) 
...... ---- --------- - --------------------: 
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VHSIC MEDL VHSIC MEDL 
phase I HSOS IV phase II HSOS VI 
(3p.m DLM) ( 1.5 p.m DLM) 
gate count 50,000 40,000 100,000 100,000 
technology bipolar, MOS CMOS bipolar, MOS CMOS 
clock rates 50MHz 90MHz 100MHz 140MHz 
data rates 25MHz 70MHz 50MHz 125MHz 
pin count 200 184 200-500 >200 
timing accuracy lns 1.2ns <500ps 800ps 
Table 4.11: Comparison between US VHSIC goals and MEDL SOS technology 
...... -------- -----------------------------"""'! 
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configurable RAM. ROM and PLA elements utilising 2.5-p.m feature technology. Since DLM is 
adopted. the inherent high speed capability of SOS can be accessed. The company has already 
completed R&D in 1.5 p.m. and 1.5-p.m DLM SOS (HSOS VI) products are expected in 1988 
[65]. Standard cell family MACROSOS II will make use of this process to reach 100,000 gates 
complexity; 140MHz toggle frequency and 0.7 p.W/gate/MHz. The development for 1-p.m dev-
ices is progressing in the company. The future plan is to have gate arrays up to 50,000 gates 
(about 20.000 usable) using channelless architecture and retaining hardness. 
ASEA HAFO. a Swedish semiconductor manufacturer. introduced CMOS/SOS process in 
1979 and since then SOS has become an important part of the company's CMOS activities. The 
company's standard SOS process (e.g. SOS3) is not radiation hardened; they have only 20k to 
50kRads(Si) total dose hardness. Radiation hardened SOS products released in 1987 are fabri-
cated by reducing the gate oxide thickness and using a special process to grow the field oxide. 
Total dose hardness of at least lOOkRads(Si) is achieved. 
RCA also have a long history in dealing with the SOS process. They are just ready to 
release a 2700-gate arrays using SLM 1.25-p.m design rules and 5000-gate arrays built on a 
double level metal process are sampled in the fourth quarter 1987 [65]. 
Hughes are a company specialising in military products and they claim that there is a SOS 
radiation hardened version for their U-series channelless gate arrays. 
The predictions of the trends of CMOS/SOS technology made by Plessey [58, p.69] are 
shown in Table 4.12. The above information has been used to compare with these predictions 
and at the moment there are only a few data to confirm the predictions on 1.25-p.m technol-
ogy. It seems that the production timescales should be delayed by one year for 1.25-p.m tech-
nology. As with the predictions on CMOS/bulk process, the figures relating to gate delay. 
power dissipation and chip complexity are optimistic. It is wise to add the same scaling factor 
as the CMOS/bulk process to obtain certain safety margins. especially when using these figures 
to establish the technology baseline. The updated figures are shown in Table 4.12 in brackets. 
Since sapphire substrate is expensive and the incompatibility between the sapphire layer 
and the silicon layer makes the manufacturing procedures complicated, a great deal of research 
is being done to develop new techniques for producing insulating substrates suitable for fabri-
cation of silicon devices. The progress in recent years is encouraging but there are still no suit-
able substrates which can be available in sufficient quantity and quality or at appropriate cost 
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Feature size (p. m) 5 2.5 1.25 0.5 0.25 
Production timescales 
Europe 1982 1984 1986-87(88) 1991-94 1995-98 
America 1982 1983 1985-86(87) 1990-93 1995-98 
Japan 1982 1983 1985-86(87) 1990-93 1995-98 
Logic complexity 
4 4 4 4 4 (components per gate) 
Supply volt.(internal) (V) 5 5 3 (5-3) 3 1.5 
Signal swing (internal) (V) 5 5 3 (5-3) 3 1.5 
Noise margin (V) 2.5 2.5 1.5 1.5 0.75 
Typ. gate delay (ns) 5 1.25 0.5 0.2 0.1 
Max. operating freq. (MHz) 50 200 500 1250 2500 
Typ. max. system clock (MHz) 20 80 200 500 1000 
Power delay product (pJ) 1 0.5 0.14 0.056 0.02 
Packing density (gates/mm2) 100 400 2,000 12.000 50,000 
Yieldable chip size (mm.sq.) 5 7 7 10 10 
No. of gates per 2.500 20,000 100,000 1.2M 4.8M 
yieldable chip 
No. of gates per Watt .. 
dissipation 
20.000 10,000 12,000 14.300 20,000 
Temp. range (oC) -55- +125 -55- +125 -55- +125 -55- +125 -55- +125 
Table 4.12: Technology properties and influence of scaling on CMOS/SOS process 
(original source is from Plessey [58] and revised figures are bracketed) 
-- -- -- ------------------------------------: 
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to permit extensive study. However. expertise says that the solution to the problems of pro-
ducing SOl devices is at least 3 to 5 years away [76.77]. Hence. it is unlikely that there will be 
SOl products available in the early 1990's. 
4.2.7 Bipolar gate array technology [78-80] 
The rapid development in CMOS technology in recent years has dramatically improved 
the capability of the CMOS devices which have demonstrated better performances than that of 
TTL. As depicted in Fig.4.21. CMOS technology will soon capture most of the TTL market and 
thus only the ECL and high speed CML technology from the bipolar families can still survive 
in the semiconductor industries. It is due to their extremely high switching speed which cannot 
be matched by other families in the silicon technology. Also. they have the merits of higher 
driving capability and less sensitivity to capacitive loading. However. their higher power con-
sumption and more complicated structures have limited their levels of integration. This results 
in ECL technology occupying the high performance end of the logic market in which the CMOS 
technology cannot satisfy the high speed requirements. 
Nowadays. there are still about a dozen companies competing in these subnanosecond dev-
ice markets but this is far less than the 50 or more companies producing the CMOS devices. 
These few companies have remarkable development in the past two years. A new generation of 
high performance ECL is coming out which is denser and faster than ever and runs cooler than 
before. Table 4.13 lists some of these ｡､ｶ｡ｮ｣｟ｾ､＠ ECL gate arrays. 
One of the first density-improving techniques was the use of multiple interconnection lev-
els. This technique can improve gate utilisation. global signal wiring and power distribution. It 
also increases circuit density and reduces noise sensitivity. Whilst CMOS designs are adopting 
two layers of metallisation, three-level bipolar designs are already in the market and designers 
are working on the four-level. Another way to decrease bipolar transistor size and increase 
density is to borrow techniques such as self-aligned device structures. ion implantation. 
polysilicon emitters. deep grove isolation and the elimination of parasitic transistor junctions 
from MOS technology. Self-alignment schemes can reduce the overlay error between masking 
levels significantly and this can reduce base-to-emitter spacing; collector junction area and total 
base resistance. resulting in improving circuit speed and packing density. Ion implantation tech-
niques allow the formation of ultrathin base regions with the high doping concentrations neces-
sary for scaled submicron devices. The use of polysilicon emitters can achieve higher gains in a 
Company Product 
AMCC/ Q20160 
Plessey 
AMD AM3500 
Fairchild FOE series 
FOX series 
Ferranti ULA'R' 
ULA 'DS' 
Fujitsu ET series 
Honeywell HE3500 
HE8000 
HE12000 
Motorola MCA-11 
MCA lOk 
-
NEC ECL-3A 
Plessey CD1014 
Raytheon CGA 5000 
COA 70E18 
Siemens SH-lOOC 
SH-lOOE 
TI TGE8000 
Table 4.13: 
------ ＭＭＭ ＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭｾ＠
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Process Typ. Toggle Power Gate I/0 others 
delay freq. (mW/gate) den. pins 
(ns) (MHz) 
1,u.m3LM 0.1 1200 1.5-2 16k 290 aval1.1989 
ECL HEI process 
3,u.mDLM 0.6-0.9 400 3-1.5 5220 124 
ECUTTL 
1.5,u.m DLM 0.23-0.57 1000 9-2.5 6300 220 
ECL 
2,u.m3LM 0.12-0.2 >1500 2-1 12k 300 
ECL 
2.5,u.m SLM 2.5-5.0 80 0.58-0.02 2k 72 
CML,CDI process 
1.5,u.m DLM 1-4 130 0.21-0.035 10k 180 
CML,CDI process 
1}.'m3LM 0.1-0.18 1100 2.44-1.22 10k 120 
ECL 
2.5,u.mDLM 0.4 300 1.32 3.5k 120 
CML,ADBII process 
1.25,u.m 3LM 0.25 500 1.2 8k 188 
CML,ADBIII process 
1.25,u.m3LM 0.15 500 1.3 12k 319 die:lOxlOmm 
CML,ADBIII process 
2,u.m3LM 0.3-1.1 150 2.6 3k 120 
ECL,Mosaicii 
1.5,u.m 3LM 0.15 1200 1 10k 256 die:9. 7x9.7mm 
ECL,Mosaicill 
1}.'m4LM 0.05 
- - 20k - introd. in 1989 
3,u.m3LM 0.73 500 0.45 5k 172 
ECL 
l,u.m3LM 0.08 >2000 10-2.5 240 20 
2,u.mDLM 1.2 150 0.16 5k 150 rad. hard 
ISL 
2,u.mDLM 0.3 1200 0.3 12k 180 dle:8.5x9.2mm 
ECL 
OXIS II 0.45 150 2 2.5k 120 
ECL process 
OXIS II 0.12 
- 1 lOk - avail. 4Q88 
1.5}-'m 3LM 0.2 
- 0.4 8k -
ExCL process 
A list of some of the latest bipolar gate arrays 
(June 1988, sources from various manufacturer's 
brochures and electronic press) 
-------------------------------------------------------------------------------- --- -
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given transistor over conventional structures and this can reduce the power required to drive a 
particular gate at a particular speed. Deep grove isolation can reduce the area occupied by the 
isolation region and improve packing density significantly. Another reason of having higher 
density arrays is the increase of chip size. to as large as 10 mm on a side. 
Bipolar Integrated Technology (U.S.) Inc .. a recent entrant into the bipolar market. have 
developed a proprietary bipolar process called BITL This process [81] uses 2-!Lm design rules 
and MOS-like self-aligning polysilicon techniques to shrink transistors to about 14 /Lm2 and 
gate delay to as low as 300 ps. More important. the power dissipation per gate is no more than 
300 IL W which is one tenth that of conventional ECL at comparable gate propagation delays. 
These outstanding performances allow ECL technology to reach the VLSI integration level. The 
first BIT1 product is a 16 by 16-bit fixed -point multiplier with 5-ns multiplication time. More 
products will come out in the near future. 
Raytheon Corp. have an agreement with Bipolar Integrated Technology. giving the former 
access to the BIT1 process. Raytheon have adopted the process and fabricated a high-density 
arrays. the 12540-gate 70E18 array. As shown in Table 4.13. it has the characteristics of rela-
tively high speed and low power dissipation. also the chip size is unusually small for arrays of 
such density. There are four speed/power options to suit different user's requirements. 
Another high-density array introduced in the early 1987 is the 10000-gate 
MCA10000ECL from Motorola [82]. It took Motorola's state-of-the-art 1.5-,um Mosaic III pro-
cess to get the density and performance. The gate delays are as low as 150 ps. whilst gate 
power dissipation is as low as 1 m W; also a wide range of speed/power alternatives are avail-
able. At moment. Motorola are developing the 1-,u. m enhancement of the Mosaic process with 
four levels of interconnection. This Mosaic IV is expected to yield bipolar ECL arrays with up 
to 20,000 gates and gate delays of only 50 ps. This is planned to be introduced in the late 1988 
or early 1989. 
Honeywell"s 12000-gate array HE12000, employing CML is fabricated using the 
company's third generation 1.25-,um advanced digital bipolar process (ADB-III). Its perfor-
mance is comparable to that of the Motorola. The drive capability of CML is inherently less 
than ECL. but they found that super-high drive is seldom needed in the design and an 
emitter-follower can be added to boost the driving capability if necessary. Working for the 
U.S. VHSIC project. Honeywell are developing the 0.5-/Lm technology that can manufacture 
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100,000-gate arrays with four levels of interconnections. 
Fairchild semiconductor have also introduced a 12000-gate array. FGX series. using its 2-
p.m advanced single polysilicon emitter-coupled technology. called Aspect process with 3 layers 
of interconnections. Texas Instruments employing its new generation of ECL process. called 
ExCL, have produced a family of bipolar gate arrays. the TGE8000. Also. Ferranti have intro-
duced 10.000-gate arrays using its 1.5-p.m CDI process. 
All these latest gate arrays have demonstrated that the state-of-the-art of ECL technol-
ogy is 1.5-p.m design rules and 3 levels of metallisation. Table 4.14 shows the predictions 
made by Plessey [58] about the trends of ECL custom products. When comparing these predic-
tions with the above latest information. it is seen that the predictions on speed and power are 
realistic; though they incline to the best case. but the predictions on gate complexity seem to be 
too optimistic. A scaling factor of 4 is used to reduce the predictions on gate complexity. The 
updated figures are bracketed in Table 4.14. 
Bipolar designers believe that there are less difficulties to scale down bipolar devices to 
half-micron or even lower design rules when comparing with CMOS devices. This is due to the 
absence of the second order effects like punchthrough. breakdown. short-channel effects and 
hot electrons effects found in the submicron CMOS devices. Companies like TI. Fairchild and 
Motorola are working gate arrays in the 50.000 to 80.000 range and even 100.000 gates 
planned by Honeywell. 
4.2.8 BiCMOS gate array technology [83-85,117] 
At VLSI densities. an ideal device is the one combining the advantages of both technolo-
gies; the high packing density. low power dissipation. logic flexibility and large noise margins 
from CMOS technology and the high switching speed. superior analog performance. greater 
current drive per area. low logic swing and high input signal sensitivity from bipolar technol-
ogy. This explains why researchers are trying to develop a mixed bipolar-CMOS process tech-
nology. In the past. this has been a very difficult task because the two processes are totally 
different from each other. As mentioned in the previous section. the latest generation of bipolar 
process has borrowed many techniques from the CMOS process and hence many of the features 
distinguishing bipolar and MOS technologies are blurring. It is now possible to have a mixed 
BiCMOS process that requires no more than three or four additional steps. The average CMOS 
. -··. ······-----------------------------'""""'l 
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Feature size (p.m) 4 3 2 1.25 0.5 
year 1982 1983 1984-85 1986-87 1991-94 
Typ. delay (ns) 0.5 0.6 0.15 0.1 0.1 
Power delay product (pJ) 10 2.2 0.3 0.08 0.013 
Max. system clock (MHz) 200 166 666 1000 1000 
Gates/Watt 50 272 500 1250 7500 
at min. delay 
Power/tree (m W) 20 11 6 2.4 0.4 ( 1 tree = 3 gates) 
Gates/mm2 40 59 500 1300 8000 
(125) (250) (2000) 
Gates/6.25 mm.sp. chip 1.392 2.053 17.405 45.253 278.480 
(4.350) (11.300) (69.500) 
No. of metallisation 2 2 3 3 3 layers 
Table 4.14: Technology properties and influence of scaling on ECL gate arrays 
(original source is from Plessey [58] and revised ftgures are bracketed) 
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VLSI process now requires 12 to 18 masks and hence the additional 3 to 4 masking steps 
required by BiCMOS do not represent much more work. 
Fig 4.24 illustrates the cross-section of a BiCMOS process employed by Hitachi. It is based 
on a conventional bipolar process. incorporating an n-type epitaxial layer and buried layers. 
The buried layers under the MOS devices reduce parasitic resistances and improve latchup 
immunity. Processing steps common to the MOS and bipolar devices include the simultaneous 
implanting of the emitter with the NMOS source and drain. and the base contact with the 
PMOS source and drain. Hence. not many extra processing steps are required. 
After years of developing BiCMOS in the laboratory. more and more companies are now 
setting up production lines on BiCMOS products. The number of companies offering BiCMOS 
VLSI devices has almost doubled in 1987: they include Hitachi. NEC and Toshiba. Fujitsu ... etc 
in Japan and Fairchild. Honeywell. Motorola and TI. LSI. AMCC ... etc in the U.S. Most BiG-
MOS products are high speed and high density static RAM and there are some gate array pro-
ducts as listed in Table 4.15. 
The main advantage of adopting BiCMOS is the ability to enhance the output drive of the 
internal logic without slowing gate propagation. The propagation-delay performance of CMOS 
ICs usually degrades significantly when driving long metal interconnecting lines. high internal 
fanouts or I/0 buffers. This results in CMOS arrays rarely driving off-chip frequencies above 
50 MHz; assuming ＱＮＵＭｾＭｴｭ＠ design rules. However. BiCMOS arrays can typically operate from 
100 to 185 MHz and supply output currents of 24mA or more per buffer. Each I/0 port can be 
designed to interface to CMOS. TTL or ECL levels. 
Various BiCMOS arrays offer a choice of how and where bipolar devices are embedded in 
either internal logic or I/0 cells. In some arrays. pure CMOS circuit is adopted in the chip's core 
area to perform logic functions and I/0 cells have bipolar elements used to improve output 
drives. This type may have a high gate count but is not as fast as the purely BiCMOS arrays. A 
compromise is to have high density CMOS core of cells with a spattering of bipolar blocks 
selectively applied to speed critical nets. 
Applied Micro Circuits Corp. (AMCC) were the first company introducing BiCMOS chan-
nelless macrocell array. The Q14000B is a 13.440-gate BiCMOS array with high gate utilisation 
of between 90 and 95%. This high gate utilisation is achieved by 3-level interconnections and 
special macrocell design. Each macrocell containing 32 MOS devices and 4 bipolar totem-pole 
metal 
field 
oxide 
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Fig. 4.24 Cross-section of a BiCMOS process employed by Hitachi 
[Ref. 83] 
Company Product 
AMCC Q12000 
Q14000B 
Hitachi HGA 28 series 
HGA 29 series 
Honeywell -
-
LSI LDDlOk series 
LAD3k series 
Motorola MCA9000ETL 
MCA8000RAM 
NEC )Lpd67000 series 
}L pd671 00 series 
-
Table 4.15: 
...... -- ------------ --------------------....., 
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Process Typ. Toggle Power Gate I/0 Others 
delay freq. p.W/gate den. pins 
(ns) (MHz) per MHz 
1.5JLm DLM 0.7 175 - 9k 160 
1.5,u.m3LM 0.7 185 20 13.5k 226 95% gate util. 
2}Lm DLM 0.8 60 22 2.5k 100 
1.3}Lm DLM 0.45 - 25 14k 220 
3,u.m BeMOSII 5-6.5 
-
- 8k -
1.25}Lm BeMOSIII 0.4-0.8 - - 40k - avail in 1989 
1.5JLm DLM 0.7 - 12 116k 256 40% gate uti!. 
l.S}Lm DLM 0.5 
- -
114k 
-
40% gate util. 
492 analogue tiles 
2}Lm DLM 0.9 - 50 9k -
l.S}Lm DLM 
- - -
8k - 4k RAM (12ns) 
1.5}Lm DLM 0.8 
-
18 3k -
1.3}Lm DLM 0.45-0.8 200 35 lOk 
-
die:11.7x11.5 mm 
1,u.mDLM 0.5 - - 20k 280 avail 4Q88 
A list of some of the latest BiCMOS gate arrays 
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------------------------------------------------ . 
- - --------------------------------------, 
- 137-
drivers can implement MSI functions within the boundaries of a single macrocell without glo-
bal interconnections. This array is fast with the worst case maximum flip-flop toggle frequency 
of 185 MHz. AMCC will market this array at the end of 1988 and are developing a 1.2-,u.m 
process to push its BiCMOS arrays to even higher densities. 
Honeywell's bipolar enhanced MOS (BeMOS) process is an extension to its DLM CMOS 
process. with the addition of three more masks to the original 11 masks. Currently BeMOS ll 
process yields gate densities as high as 8000 and 40000 gates are expected when using BeMOS 
III later. Both digital and analog circuitry can be fabricated in these arrays. Also. the company 
are developing a 125.000-gate BiCMOS array. using its 0.9-,u.m CMOS-III E process as the start-
ing point. 
Hitachi were one of the earlier players on the BiCMOS scene. They have already intro-
duced the HGA 28 series of 2500-gate arrays in the late 1985. Gate density and speed will be 
improved when they market the HG29 series. adopting 1.2-,u.m design rule in the third quarter 
of 1988. This series is purely BiCMOS channeled arrays with system operating frequencies of 
up to 160 MHz. Each output can sink 12 mA and each internal cell can implement either logic 
gates. flip-flops or fast SRAMs with access times of 7 ns. 
Another important player is Motorola whose current MCD9000ETL array is fabricated by 
the 2 ,u.m BiCMOS process. Another family. MCA8000RAM is coming out which has 8000 gates 
plus 4K bits of confi.gurable RAM. Using a 1.25-p,m version of its original process. the com-
pany have just developed a new family of 3-level metal BiCMOS arrays with densities of up to 
30.000 gates. They also plan to introduce a high-density series which will have 1.5-,u.m CMOS 
sea-of-gates core and bipolar 1/0 buffers. Employing 3-level routing. the series will have up to 
100.000 gates with 75% typical gate utilisation. They may be available in the beginning of 
1989. 
NEC now provide a family of high density BiCMOS gate arrays. the p,PD67100 series · 
with 10348 gates. By continually shrinking the design rules down to 1 "p.m. NEC is aiming at 
20.000-gate with speeds approaching the ECL values. Introducing at the end of 1988. the new 
chips can operate in the 140-150 MHz range. Their internal structure is similar to their prede-
cessors but each output buffer can now offer 24 mA. not 12 mA. 
LSI Logic are a newcomer to the BiCMOS arena. Their LDD10000 Direct Drive Array fam-
ily combines 1.5-p,m all-CMOS sea-of-gates core. BiCMOS 1/0 cells and some BiCMOS logic 
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blocks to improve the speed of conventional pure CMOS arrays. This series can interface with 
bipolar parts operating at 100 to 125 MHz. The internal CMOS and BiCMOS gate delays are 
500 ps and 800 ps respectively when driving one standard load. However. when driving 16 
standard loads. the CMOS gate delays stretch from 1.6 to 1.8 ns and the BiCMOS is just 1.1 to 
1.6 ns. Each output can supply a driving current of 24 mA and up to 3 outputs can be paral-
leled to achieve a driving current of 72 mA. This allows the integration of bus transceivers and 
other bipolar standard logic parts onto the arrays. Mixed analog and digital arrays are pro-
vided by the LAD310 series which is similar to the LDD series but with an additional of 492 
analogue tiles. Each tile consists of 9 bipolar transistors. programmable resistors and capacitors. 
one NMOS and 3 PMOS transistors. 
At the moment. BiCMOS arrays are not as common as CMOS one because the technology 
has just entered the market in the past two years. However. more companies such as TI. Fair-
child. RCA. National Semiconductor Corp. Fujitsu and Toshiba are preparing to joint this com-
petition. As shown in Fig.4.21. BiCMOS will share 15% of the semiconductor market by 1990. 
Also. some people predict that BiCMOS is an alternative to pure CMOS at 0.5-p,m level because 
at such levels it is very expensive to fabricate CMOS transistors with sufficient drive capability 
and BiCMOS is a way of getting around this difficulty. 
The performance of sub-micron BiCMOS devices can be indicated by the current develop-
ment in Toshiba. The company have achieved 0.8-p,m BiCMOS technology by lowering the pro-
cess temperature to 900 o C and using ion implantation. High performance bipolar transistors 
require shallow emitter and base layers. Hence. they developed an optimum profile of impurity 
implanted to form 0.15-p,m emitter and 0.25-p,m base layers whose previous depths were 0.2 
p,m and 0.4 p,m respectively. As a result. a maximum cut-off frequency of 10 GHz and a pro-
pagation delay time of 0.3 ns were achieved. However. their BiCMOS only requires 20% more 
steps than the pure CMOS process. 
4.3 Semiconductor memory [86,87] 
In this computer age. the giant computer industry has provided a tremendous driving 
force to the development of the semiconductor memory. Unlike other devices. the industry will 
never be satisfied with the density applications. semiconductor memory will be one of the main 
components used by the advanced on-board processing transponder due to the large buffering 
requirements. High density. high speed and low power are the essential characteristics of the 
ｾ＠
I 
l 
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memory required by the OBP satellite. Hence. a section is dedicated to discuss the state-of-
the-art and future trends of the semiconductor memory so that transponder designers can 
predict the restrictions imposed on their design caused by the limited capabilities of the 
memory devices. Each main types of semiconductor memory will be discussed in the following 
sections. The information has been mainly obtained from the manufacturers' reports at the 
International Solid-state Circuit Conference (ISSCC) and from different electronic press arti-
cles. 
4.3.1 Static random access memory (SRAM) [88-92,116,118] 
In Fig.4.25a & b. the basic memory cell of SRAM is shown which using flip-flop circuits to 
store the data. can be implemented by MOS and bipolar technology. Since it requires several 
transistors (usually six) to implement one memory cell. its packing density is the lowest but it 
has the advantages of faster access time and the absence of refreshing circuits. One more 
advantage which makes SRAMs suitable for space application is the reduced susceptibility to 
soft errors. 
Bipolar SRAM 
Table 4.16 lists the latest development of the bipolar SRAMs. Like the gate arrays. only 
the ECL technology in the bipolar family still survives in this highly competitive market 
because of its high speed advantage. At the moment. it is possible to have high speed ECL 
SRAMs with densities up to 16kbits and 5- to 10-ns access times. Higher density and speed 
ECL SRAMs are under development by a few companies. Fujitsu and Hitachi are the two main 
ECL players and shared 80% of the ECL SRAM market in 1986. Fujitsu have reported a 64-
kbit ECL SRAM with 5-ns access time at the ISSCC 87. SRAM with speeds below 5 ns is also 
being developed but the bit density is limited to about 32kbits. This is because at high speed. 
the power dissipation is also increased and this will limit the chip complexity. 
Owing to the inherent power disadvantages of ECL technology, it is difficult to adopt pure 
ECL technology to fabricate nanosecond SRAM beyond 64kbits. More and more manufacturers 
are now combining the advantages of both CMOS and ECL technology to fabricate high speed 
and high density SRAM using BiCMOS process. BiCMOS logic gates are especially suitable for 
memory peripheral circuitry such as decoders, word-line drivers. write drivers. output buffers 
and sense amplifiers which typically require very sensitive inputs and large gains. In order to 
keep the high bit density. memory cells are still implemented by CMOS process. 
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Fig. 4.25 Circuit diagram of different semiconductor memories 
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Company Product Access Power Others 
speed (W) 
(ns) 
AMD AM100480, 16kx1 15 1.2 
Fairchild F100422 1k 7 -
64k 15 - under development [78] 
Fujitsu MB7703H-5LF,256x16 5 4.5 
MBM10484A-10C, 4kx4 10 1.35 
64k 5 
-
reported at ISSCC87 
1k 0.9 0.95 under development [78] 
Hitachi 16k 3.5 2 reported at ISSCC86 
IBM 32k 3 - reported at ISSCC86 
512 X 10 1 2.4 reported at ISSCC86 
NEC p.pb100484, 4kx4 8 2.1 
NTT 16k 15 -
4k 3.5 -
(a) ECL static RAM 
Company Product Access Power Others 
speed (W) 
(ns) 
Fairchild 256k 15 <1 1}-tm tech. 
Fujitsu 256k X 1 10 0.7 1.2}-tm tech. rep. at ISSCC88 
Hitachi HM6787H, 64kx1 15 0.275 1.3}-tm tech. 
HM6707,256kx1 20 0.3 1.3}-tm tech. 
256k X 1 8 <0.4 1}-tm tech. rep. at ISSCC88 
IDT IDT100490,64kx1 15 0.32 l.S}.(om BiCeMOS I process 
256k X 1 25 
-
avail. in 1Q89 
Nat. Semi. NM5100,256kx1 15 <1 1}-tm BiCMOS III process 
avail. in 1Q89 
256k X 1 ... 12 
-
reported at ISSCC88 
Saratoga SSM100480, 16kx1 10 0.5 l.SJ.tm Sabic III process 
SSM100490,64kx1 15 0.5 1.5}-tm Sabic III process 
256k X 1 25 - avail. in 4Q88 
TI 256k X 1 8 - 0.8J.tm tech. rep. at ISSCC88 
(b) BiCMOS static RAM 
Table 4.16: A list of some of the latest bipolar SRAMs 
(June 1988, sources from various manufacturer's 
brochures and electronic press) 
-------------------------------------------------------------------------- -
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The first U.S. company offering BiCMOS memory were Saratoga Semiconductor Corp. 
starting from mid-1986. Their current products include 10-ns. 16-kbit and 15-ns. 64-kbit 
ECL- and TTL-compatible SRAMs. These devices are built by the company·s second generation 
1.5-p.m process. called Sabic III process whose speed-power product is only 0.006 to 0.009 pJ. 
They plan to use Sabic III process to implement a family of 25-ns. 256-kbit SRAM in 1988. 
Hitachi were also an early entry in this market. Currently. they provide a wide variety of 
BiCMOS memory products including 15-ns. 256-kbit, TTL- and ECL-compatible SRAM. More 
companies are developing BiCMOS products and at the end of 1988, sub-15-ns, 256-kbit 
memory chips will be available from several manufacturers (Table 4.16). Even faster 256-kbit 
SRAMs with sub-10-ns were announced at the ISSCC 88 by four manufacturers including 
National Semiconductors, Texas Instruments, Hitachi and Fujitsu. BiCMOS memories are mov-
ing closer to the speed performances of pure ECL where it is difficult to exceed the 64-kbit level 
at present. It is expected that manufacturers can use the BiCMOS process to attain the 1Mbits 
level in the next two to three years. 
CMOSSRAM 
Unlike the ECL SRAMs, there are many IC manufacturers competing in the MOS SRAM 
market. Table 4.17 lists some of the latest products and developments of these manufacturers. 
The rapid development of the CMOS process in recent years has led to great improvements in 
the capability of CMOS SRAMs. 256kbits SRAMs are commonly available in the market nowa-
days. These SRAMs not only have high density. but also have high speed. Some of them can 
reach the 25 ns level: which is just slower than the ECL technology. This is why the TTL 
SRAM cannot compete with CMOS and will vanish in the future semiconductor market. 
Adopting some design tricks, INMOS can even push the 256-kbit SRAM to the 18 ns level 
[91]. They convert mainly the traditional voltage sensing circuit to a current sensing circuit. 
This not only boosts the speed. but the die size is also smaller. In another company. Philips. 
have worked hard to reduce the power consumption of their 256-kbit SRAM [87, p741-747]. 
They have succeeded in fabricating 256-kbit SRAM which consumes less than 1 p. W in standby 
and 100 mW at 10MHz; versus up to 200-300 mW for competing SRAMs. Such low power 
memory devices are important to video cassette recorders and portable computers which are 
battery-powered. Reporting at the ISSCC 88, Motorola have also developed a fast CMOS 256-
kit SRAM with 16-ns access times. It is built by 1.25-p.m technology and several features are 
added to ensure manufacturability. 
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Company Product Access Power Others 
srreed (mW) 
ns) 
AMD AM99C58, 4kx4 20 720 220mW standby 
AM99C164,16kx4 35 650 82m W standby 
AM99C328,32kx8 35 400 125mW standby, 1.2,u.m tech. 
Cypress CY7C123, 256x4 7 600 O.B,u.m tech. 
CY7C150, lkx4 15 450 O.B,u.m tech. 
CY7C187, 64kx1 25 350 O.B,u.m tech. 
Fujitsu MB81C86, 64kx4 55 550 SSm W standby 
49k 19 600 l.J,u.m tech, rep. at ISSCC87 
256k X 4 18 350 lOmW standby, 0.7,u.m tech 
rep. at ISSCC88 
Hitachi HM6287H, 64kxl 25 300 l.J,u.m tech. 
HM6208, 64kx4 25 300 l.J,u.m tech. 
128k X 8 42 200 O.B,u.m tech, rep. at ISSCC87 
HM628128, 128kx8 70 350 S,u. W standby, 0.8,u.m tech. 
1M 15 250 O.B,u.m tech. rep. at ISSCC88 
IBM 8k X 18 11 - O.S,u.m tech. rep. at ISSCC8 8 
1M 34 230 0.9,u.m tech. rep. at ISSCC88 
INMOS 256k 18 - 1.2,u.m tech. 
IDT IDT71681, 4kx4 25 - 1.25,u.m tech. 
IDT7174,8kx8 20 
-
1.25,u.m tech. 
IDT71256, 32kx8 25 
-
1.25,u.m tech. 
16k 12 - O.B,u.m CeMOSill process 
64k 15 - O.B,u.m CeMOSill process 
Lattice SR64k1,64kx1 35 
SR256k1,256kxl 35 450 l,u.m tech. 
Mitsubishi M5M5188AJP,64kxl 25 300 S,u.W standby, l,u.m tech. 
M5M5257,256kxl 35 300 l,u.m tech. 
1Mx1 34 200 O.B,u.m tech, rep. at ｉｓｓｃｾＸＷ＠
1Mxl 14 - 0.7,u.m tech, rep. at ISSCC88 
Motorola MCM6287, 64kxl 25 - l.S,u.m tech. 
32kx8 21 330 1.2,u.m tech. rep. at ISSCC8 7 
256k X 1 16 
-
1.2,u.m tech. rep. at ISSCC88 
NEC p. pd43254C, 64kx4 35 660 l.J,u.m,tech, under develop. 
,.,. pd.43257, 32kx8 100 355 l.J,u.m tech. 
Performance P4C422,256x4 8 495 0.8,u.m eff. ch.length 
P4C147,4kxl 10 700 0. 7 ,u.m cff. ch. length 
P4C187,64kx1 12 700 0.7,u.m eff. ch.length 
256k 25 
-
1.25,u.m tech. 
Philips 256k 40 100 
128k X 8 25 75 l,u. W standby, 0. 7 ,u.m tech. 
rep. at ISSCC88 
Sony 128k X 8 35 100 l,u.m tech.lO,u.W standby 
rep. at ISSCC87 
TI 256k 35 - l,u.m tech. 
Toshiba TC55257, 32kx8 70 
-
TC551001, 1M 70 350 0.5mW standby, O.B,u.m tech. 
128k X 8 25 200 lO,u.W standby, 0.8,u.m tech. 
rep. at ISSCC87 
VLSI VT20C18, 2kx8 20 550 
Vitelic V61C67, 16kxl 35 150 O.S,u. W standby 
Table 4.17: A list of some of the latest CMOS SRAMs 
- . . 
(June 1988, sources from various manufacturer's 
brochures and electronic press) 
----------------------------------------- - - ... 
- - --- ---------------------------------....., 
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Usually. the above 256-kbit SRAMs utilise the 1.2-p.m design rules. Some companies such 
as Cypress and Performance are using a more aggressive approach, sub-1-p.m design rules. to 
fabricate their memory devices. They can accomplish sub-10 ns CMOS memory devices. 
though the bit density is low: only 1Kbits at moment. However. 64-kbit SRAMs can reach the 
sub-15-ns level and thus CMOS is challenging the traditional high speed ECL devices. 
Several companies reported on their prototypes 1-Mbit SRAMs at ISSCC87. Three 
Japaneses companies. Toshiba. Hitachi and Mitsubishi all adopted 0.8-p.m design rules to 
achieve the 1-Mbit level. They all stayed with the traditional SRAM cell structure and the 
high density was obtained by using ion-implanted polysilicon load resistors instead of the two 
pull-up transistors, reducing the cell from six to four transistors. Sony have made similar pro-
gress by only using 1-p.m design rules. About one year after the ISSCC 87, 1-Mbit CMOS 
SRAMs are available from Hitachi and Toshiba. However, having moderate 70-ns access times, 
these commercial devices have not reached the high performances of their prototypes reported 
at the conference. 
Continuing research efforts have led to the announcements by five companies of 1-Mbit 
SRAMs with sub-20-ns access times at the ISSCC 88. Hitachi used a 0.8-p. m CMOS process and 
six-transistor memory cell structure to build a 15-ns, 1-Mbit SRAM with an actiye power dis-
sipation of only 250 mW. Special circuit designs allowed them to obtain a small cell size of 44 
p.m2 and a chip size of about 90 mm2• A 14-ns access time was achieved by Mitsubishi who 
employed a 0.7-p.m twin-well CMOS process and also trench isolation to yield a small cell size 
of 41.6 p.m2• Unlike the above two devices, Fujitsu designed their 18-ns devices with a four-
transistor SRAM cell and a 0. 7-p.m n-well CMOS process. The most flexible design was from 
IBM whose devices can be configured by laser personalisation to obtain by-8, by-4 or by-1 bit 
organisation. Fabricated by a 0.9-p.m n-well CMOS process, it can also be configured to run 
asynchronously with static-column and chip-enable speed-up modes: or synchronously, with a 
fast-page or static-column mode. When operating as a synchronous SRAM. access time is 29 
ns, with a fast-page-mode speed of 24 ns. Its access time is just under 35 ns when operating in 
asynchronous mode. Philips developed a slower 1-Mbit SRAM with an access time of 25 ns 
but the active power consumption is remarkably low, only 75 mW. Featuring a six-transistor 
memory cell measuring 60 p.m2, the chip is fabricated by a 0.7-p.m twin-well CMOS process. 
Philips claimed that samples would be available in the late 1988 and they were pushing to the 
4-Mbit level by using 0.5-p.m design rules [87]. 
--------------------------------------------
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From all these development works reported at the ISSCC 88. it seems that the trend of 
CMOS SRAMs is moving to higher speed rather than high bit density. The 1-Mbit level will 
remain for several years but access time will drop below 25 ns. 
4.3.2 Dynamic random access memory (DRAM) 
DRAM holds information in the form of the presence or absence of charge. Fig.4.25c 
shows the common one-transistor. one-capacitor DRAM cell. in which the transistor is used as 
the access to the capacitive reservoir. Since the stored charge is gradually lost because of the 
space-charge generation-recombination current. cells have to be read and refreshed at predeter-
mined intervals. in the order of milliseconds. Compared with MOS SRAM, DRAM has a density 
of four times higher but the access time is slower and an external refreshing circuit is required. 
It is expected that DRAM will not be utilised for space applications because it is relatively 
more susceptible to soft errors. 
Table 4.18 illustrates the state-of-the-art of DRAMs. Volume production of 1Mbits 
DRAMs began in 1986 from companies such as Fujitsu. Hitachi, NEC and TI ... etc. These pro-
ducts use mainly the 1-p.m design rules and have access times around 100 ns. At ISSCC 86, 
there were a few companies mentioning work on 4-Mbit DRAM and at ISSCC 8 7. prototypes of 
4-Mbit DRAM were reported by several companies [92]. These companies have announced 
sample 4-Mbit DRAM in 1988. Besides adopting submicron design rules. the success of these 
4-Mbit DRAMs is due to the f.act that IC manufacturers can overcome the difficulties in fabri-
cating reliable trench memory-cell capacitors. These capacitors are carved down into the silicon 
substrate in order to reduce the planar surface necessary for plates large enough to hold a 
stable charge. 
One exciting prospect at the ISSCC 87 was the report from NTT about their development 
work on a 16-Mbit DRAM [92]. For the 16-Mbit memory generation, it is necessary to pack 
16-million-plus transistors on one chip. The NTT 16-Mbit device used 0. 7 p.m N-well CMOS 
and required a twenty mask step process with 10 steps of direct write electronic-beam and the 
other ten of conventional lithography. The chip size is 8.9 x 16.6 mm. The storage element is an 
isolation merged vertical trench capacitor with a capacitance of 70 fF. The company can keep 
access time towards the 80 ns range and cycle times to no more than 180 ns. One special 
feature of this chip is to incorporate error checking and correcting circuits rather than redun-
dant lines. This ECC circuitry has introduced an access penalty of no more than 5 ns. 
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Company Product RAC CAC cycle Power Others 
(ns) (ns) (ns) (mW) 
Alliance AS4C1 002, 1M 60 - 100 - 1.25J.tm tech. 
Fujitsu 1M 120 
- - 435 
4M 90 
- - -
0.8J.tm CMOS, rep. ISSCC87 
Hitachi HM511000, 1Mx1 70 - - 450 
4M 65 30 230 225 0.8J.tm CMOS, rep. ISSCC87 
die: 6.38 x 17.38 mm 
16M 60 - 180 420 0.6J.tm CMOS, rep. ISSCC88 
die: 8.2 x 17.3 mm 
mem. cell: 4.16J.tm2, 33fF 
IBM 4M 65 - - 350 0.9 J.tm CMOS, rep. ISSCC87 
die: 87mm2, 3.3V supply 
512k 20 - - - 1.3J..C.m CMOS, rep. ISSCC88 
die: 8.1 x 9.6mm, cell: 75.2J.tm2 
Intel 1M 80 
-
- - lJ.tm CMOS, die: 53mm 2 
Matsushita 4M 60 
- - -
0.8J.tm CMOS, die: 67.1mm2 
16M 65 - 180 450 0.5J.tm CMOS, rep. ISSCC88 
die: 5.4 x 17 .38mm 
mem. cell: 3.3J.tm2, 50fF 
Mitsubishi M5M41000, lMxl 100 
- -
425 
1M 62 24 - 240 lJ.tm CMOS, rep. ISSCC87 
die: 4.73 x 13.84mm 
4M 80 30 220 300 0.8J.tm CMOS, rep. ISSCC87 
die: 4.85 x 14.91mm 
NEC ｾＭｴｰ､ＴＲＱＰＰＰＬ＠ 1Mxl 80 
- - 385 
4M 95 - 300 425 0.8J.tm CMOS, rep. ISSCC86 
die: 99.2mm2 
NTT 16M 80 
-
180 500 0.7J.tm CMOS, rep. ISSCC87 
die: 8.9 x 16.6mm 
3.3V supply, on-chip ECC 
Philip 4M 70 - - -
TI TMS4C4096, 4M 150 
- -
250 lJ.tm CMOS, sample avail. 
Toshiba 1M 100 45 190 195 lJ.tm CMOS, die:5x12.5mm 
4M 80 15 220 300 0.9,um CMOS, die:6.5x15mm 
16M 70 
- - -
0.7,um CMOS, rep. ISSCC88 
Vitelic V53C256,256k 70 - - - 1.5,um CMOS 
1M 80 - - -
Table 4.18: A list of some of the latest DRAMs 
(June 1988, sources from various manufacturer's 
brochures and electronic press) 
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More development work of 16-Mbit DRAMs were reported at the ISSCC 88 by the 
Japanese companies: Hitachi. Matsushita and Toshiba. Hitachi used 0.6-JLm twin-well CMOS 
process with double-level metal to achieve a 16-Mbit DRAM with a 60 ns access time. 180 ns 
cycle time which consumes 420 mW from a 5-V supply. The chip size is 8.2 by 17.3 mm and 
each memory cell has a capacitance of 33 fF in a cell area of just 4.16 JLm2• One of the major 
problems encountered was the data-line interference noise generated during the sense-amplifier 
operation and they are still working on the problem. Using a trench structure to pack its 
memory cells even tighter, Matsushita employed a 0.5-JLm n-well CMOS process to achieve a 
cell size of 3.3 JLm2 with 50 fF capacitances and a chip size of 5.4 by 17.28 mm. This device 
has similar performances to that of Hitachi and researchers in Matsushita also need to over-
come many noise problems. Adopting a 0.7-JLm p-well CMOS process. Toshiba designed a 70-
ns 16-Mbit DRAM using a new stacked trenched-capacitor cell and a pseudo-open-bit line lay-
out. The device having a 100 MHz serial read/write mode for up to 2 kbits of continuous data 
is intended for applications in high-definition image processing. 
Not aiming at high density. IBM reported at ISSCC 88 that they have developed a fast 
512-kbit DRAM with 20-ns access times. The device was built with fairly conservative 1.5-JLm 
design rules and hence each cell is rather large, about 75.2 JLm2• The short access time is 
accomplished by several new designs such as adding a boosted-word line, using separate sets of 
row and column address buffers and busses, and a more sensitive and better signal-to-noise 
ratio amplifier. 
With all these rapid developments. it is not surprising that 16-Mbit DRAMs will be 
available before the end of this decade and for lower density devices the access times will be 
further reduced. 
4.3.3 Nonvolatile memory 
Nonvolatile memory refers to those memory devices in which data can be retained even in 
the absence of a power supply. There are several types of nonvolatile memory such as ROM. 
PROM, EPROM and EEPROM and each one will be discussed. 
ROM 
Read Only Memory (ROM) is also called mask ROM. As shown in Fig.4.25d. the informa-
tion is inscribed in the form of presence or absence of a link between the word access line and 
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the bit sense line during a certain fabrication step. This causes the presence or absence of a 
readout signal on the bit line when the word line is activated. Since the memory cell structure 
is quite simple, the bit density of ROM is high. At ISSCC 86, Toshiba have reported a 2-Mbit 
CMOS ROM using 1.5-,um design rules. The device has an access time of 70 ns and a chip size 
of 6.57 x 11.9 mm. It is expected that 4-Mbit ROMs will be available within 2 to 3 years time 
when micron or submicron design rules are adopted. 
PROM 
Programmable ROMs (PROMs) are field-programmable and data cannot be erased. They 
use cells with a fuse (Fig.4.25e) that can be blown open electrically, or a p-n diode that can be 
short-circuited by an avalanching pulse. Conventional PROMs are fabricated by bipolar tech-
nology; they are fast but have relatively lower bit density. A 128-kbit bipolar PROM with 
35-ns access time was reported by A:MD at the ISSCC 86. 
MOS PROMs, higher in density and maybe just slightly slower in speed_. are being used in 
ever-increasing volume. These are actually MOS EPROMs, to be described below, plastic-
packaged without windows so that they have no ·erase· capability. 
UVEPROM 
Fig.4.25f shows the circuit of an EPROM memory cell which uses the presence or absence 
of charge in the floating gate of a double-poly gate MOSFET to determine the logic state. Pro-
gramming is done by injecting energ.etic carriers generated by drain p-n junction avalanche 
breakdown, thereby increasing the threshold voltage of the memory transistor. If ultra-violet 
is shone onto the device. the charge in the floating gate is released. thereby erasing the memory. 
EPROMs are therefore provided in a package with a glass window to permit the erasing opera-
tion to occur. 
Table 4.19 lists some of the latest products and development work on EPROMs [93.94]. 
The bit density of EPROMs is similar to the DRAMs; 1-Mbit EPROMs have now been produced 
in large volume and 4-Mbit versions will appear in late 1988 or early 1989. 1-Mbit EPROMs 
are now supplied by ATMEL, A:MD. NEC. TI. Fujitsu. Intel. Catalyst and NEC also supply a 
2-Mbit version. The access times of all these devices are around 150 ns. Development on 4-
Mbit EPROMs using 0.8-,um design rules was presented by Toshiba at the ISSCC 87. The dev-
ice organisation is 512K x 8 with a chip size of 5.86 x 14.92 mm. The typical access time is 120 
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Company Product Access Power Others 
speed (mW) 
(ns) 
AMD AM27C1024, 1M 150 250 1.3,u.m tech. 
ATMEL 27HC256, 32kx8 55 -
27C010, 128kx8 120 -
27C1024, 64kx16 120 -
Catalyst CAT27C210, 64kx16 150 500 
Cypress CY7C251, 16kx8 45 550 
CY7C291A, 16k 25 600 
256k 55 -
Fujitsu 1M 80 - l.S,u.m tech. rep. ISSCC87 
Gen. Inst. 64k 45 - avail. 4Q88 
256k 55 - avai1.1989 
Hitachi HN27C256HG, 256k 70 -
64k X 16 55 - 1.3,u.m tech. rep. ISSCC88 
Intel M27210, 64kx16 200 -
64kx 16 55 - 1.3,u.m tech. rep. ISSCC88 
256k X 16 90 100 l,u.m tech. rep. ISSCC88 
NBC ｾｰ､ＲＷｃＱＰＰＰＬ＠ 128kx8 150 275 1.2,u.m tech. 
ｾｰ､ＲＷｃＲＰＰＱｄＬＲＵＶｫｸＸ＠ 150 250 1.2,u.m tech. avail. now 
WSI WS57C191, 16k 45 -
WS57C49,8kx8 35 400 
WS57C51, 128k 70 -
WS57C256,256k 55 300 1.2,u.m tech. 
1M 55 - l,u.m tech. 
TI TMS27c291, 16k 35 - 2,u.m tech. 
TMS27HC49, 8kx8 35 - 2,u.m tech. 
1M 150 220 l.S,u.m tech. rep. ISSCC87 
Toshiba 512k X 8 120 150 0.8,u.m tech. rep. ISSCC87 
Table 4.19: A list of some of the latest UVEPROM 
(June 1988, sources from various manufacturer's 
brochures and electronic press) 
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ns and power consumption rises from 10 mA to 30 mA as operating frequency rises from 
1MHz to 6.7MHz. In the meantime. NEC has announced that 4-Mbit EPROM would be sampled 
by the end of 1988. 
For lower density EPROMs. their speed is even faster so that they can be a direct replace-
ments for standard bipolar PROMs. Texas Instruments were the first major EPROM manufac-
turer to enter the high speed market. Having marketed 35-ns. 16-kbit and 45-ns. 64-kbit 
EPROMs. they plan to expand the family including the 1-Mbit version in 1989. Another com-
pany. Cypress are offering 45-ns. 128-kbit and 25-ns. 16-kbit EPROMs and they plan to pro-
duce high speed and higher capacity EPROMs; a 55 ns. 256-kbit version. in the late 1988. 
Wafer Scale Integration Inc .. another major manufacturer of high speed and high density 
EPROMs. are having the fastest 256-kbit EPROMs on the market; with 55-ns access time. The 
process used is 1.2-p.m CMOS with the company's patented split-gate EPROM cell. They are 
now working with 1-p.m process to build 64-kbit memories that access in only 25 ns and 
128-kbit and 256-kbit ､･ｶｩｾ ｟ ･ｳ＠ that access in 35 ns. They also plan to build 1-Mbit EPROMs 
with access times as low as 55 ns. 
At the ISSCC 88. Intel have unveiled a production-ready 4-Mbit EPROM. The device 
features an active power dissipation of only 100 mW and a fast access times of 90 ns. Modify-
ing their standard 1-p.m CMOS-m process. Intel only scale the channel length of the EPROM 
cell to 0.45 p.m to obtain a cell size of only 11.9 p.m2• One important effect of scaling this 
channel length in the EPROM cell is to have faster programming time; it is 10 p.s per word. As 
a result. the device can be programmed in less than three seconds. which is equivalent to that 
of a number of 1-Mbit CMOS EPROM. High speed 1-Mbit CMOS EPROM which accesses in 
just 55 ns was also reported by Hitachi at this conference. 
EEPROM 
EEPROMs are those that can be electrically erased because there is a means to inject and 
extract charge carriers into and from a floating gate. As depicted in Fig.4.25g. there is a floating 
gate separated from the silicon by an oxide. Programming and erasing is done by forcing the 
Fowler-Nordheim current to flow between the gate and substrate with the central gate biased 
positive and negative respectively. This is called the floating gate tunneling oxide (FLOTOX) 
EEPROM technology. The advantage of EEPROM over EPROM is significant system flexibility 
due to on-board programming and erasing. Hence, it is particular suitable for space applications 
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because new-code can be loaded into the nonvolatile memory. The disadvantage is its large 
cell size which can be two to three times the size of an EPROM cell. This technology will 
limit the bit density to 256-kbit levels (Table 4.20). Another technology that many firms 
are looking at to break beyond 256-kbit level is ·flash· architecture. ·Flash· refers to the 
fact that the entire memory array. or at least a large block of it. is erased at the same time 
during the erase operation. Small cell size is achieved through the use of channel hot-
electron injection for programming. like EPROMs. The erasing process is similar to the 
floating-gate EEPROMs. Seeq Technology Inc. were the first company to produce flash 
EEPROMs and their first product is a 128-kbit device. They are now working on two 
higher density devices; the 512-kbit, 48C512 and the 1-Mbit. 48C1024. Companies such as 
Intel and Excel are also using this technique to develop their EEPROMs. Xicor use 
alternative technique, the thick oxide technique to fabricate high density EEPROMs. The 
company are now in production with 256-kbit devices and a 1-Mbit device is tentatively 
scheduled for the early 1989. These EEPROM technologies are relatively new and more 
development work is required to reduce the access time. However. it is quite promising 
that EEPROM will reach the high bit density level of the UVEPROM in the future. For 
example, a 50-ns, 256-kbit EEPROM was reported by Microchip Corp. at the ISSCC 88. 
4.4 Gallium Arsenide (GaAs) technology 
The scope of GaAs technology discussed in this section is limited to digital applications 
where GaAs is one of the best candidates for ultra-high speed digital system. Besides the high-
speed computer markets. it is also attractive to the military and space industries due to its 
higher radiation tolerances. Compared with the matured Si technologies. GaAs devices have 
many difficulties with their substrate material. fabrication process and device structure. which 
have prevented their widespread use. The great demands of high speed and radiation hardened 
devices in the computer and military industries have accelerated the development work of 
GaAs technology in recent years. Nowadays. great improvements in the crystal quality and 
fabrication process have allowed LSI or VLSI applications such as SRAMs and gate arrays. The 
present and future capability of GaAs for digital integrated circuits will be reviewed in this 
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Company Product Access Power Others 
speed (mW) 
(ns) 
ATMEL 28HC191, 2kx8 35 -
28HC64, 64k 55 
-
28HC256, 32kx8 70 440 
28C1024,64kx16 120 - sample 1989 
Catalyst CAT28C64A, 8k 150 150 write Sms 
Excel XL46HC64, 64k 35 200 l.S,u.m tech 
Hitachi HN58064, 8kx8 250 500 
Intel 27F256,256k 170 
-
l.Sj.tm tech. flash E2PROM 
27F64,64k 150 
-
l.SJ.tm tech. flash E2PROM 
Microchip 32kx 8 50 - rep.ISSCC88 
Seeq 38C32,4kx8 35 350 1.25J.tm tech. 
48128, 128k 170 500 rep. ISSCC87 flash E2PROM 
48F512,64kx8 250 500 l.Sj.tm tech. flash E2PROM 
48F010, 128kx8 - - flash E2PROM 
16k 30 - 1 million cycles rep. ISSCC88 
Sharp CH5749, 64k 55 375 
Xi cor X2864H, 64k 70 - 3J.tm tech. 
X28C256, 1M - - 2J.tm tech. sample avail. 
Table 4.20: A list of some of the latest E2PROM 
(June 1988, sources from various manufacturer's 
brochures and electronic press) 
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Property GaAs Silicon 
Energy gap (eV) 1.4 1.1 
Intrinsic carrier concentration (cm-1) 2 X 106 1 X 1010 
Intrinsic resistivity (0-cm) 4 X 108 4 X 105 
Electron mobility (cm2 /V -s) 6000 1000 
Thermal conductivity (W/cm-°C) 0.5 1.4 
Vapour pressure at 1000°C (torr) 1 10-8 
Table 4.21: Basic material properties in Si and GaAs 
---------------------------------- ---
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section. 
4.4.1 Comparison of GaAs and Si technologies [95,96] 
Table 4.21 lists the basic material properties in GaAs and Si and it is these differences 
which differentiate the processing and performances of GaAs devices from Si devices. The key 
to the high speed performance of GaAs over Si is the high electron mobility in GaAs which is a 
factor of five greater than that in Silicon. Due to its larger energy bandgap. GaAs offers bulk 
semi-insulating substrates with resistivities greater than 1MO-cm. Therefore device isolation is 
directly provided by the substrate and parasitic capacitance is lower. GaAs also enjoys greater 
resistance to radiation and temperature variations than does silicon. GaAs successfully 
operates at radiation levels of 10 to lOOMRads and its operating temperature range extends 
from -200 to 200 o C. 
Having the above advantages. GaAs also has disadvantages which hinder its widespread 
use. Due to its high vapour pressure. GaAs dissociates when subjected to temperatures in excess 
of 600 o C. This has serious impact on the high temperature processing in order not to damage 
the substrate and to preserve the material properties such as high electron mobility. Thus the 
GaAs surface must be encapsulated with a high quality dielectric such as silicon dioxide or sili-
con nitride; or protected by a high vapour pressure arsenide ambient. Since there are no stable 
native oxides and n-type diffusions available in GaAs. the IC fabrication' is strictly limited to 
implantation and deposited dielectrics. MOS devices are difficult to fabricate on GaAs because 
the deposited oxide-GaAs interfaces have very high surface state densities. Hence. the current 
GaAs ICs utilise implanted schottky-barrier FETs and diodes whilst bipolar devices requiring 
more complicated structures are in the development stage. 
The high speed performance of GaAs is advantageous but it necessitates the use of submi-
cron design rules. This requires the use of advanced lithography techniques and even in silicon 
production lines. such small geometry is not yet common. Contact and interconnection metals 
in GaAs technology are all gold based. These materials along with the fine line geometries 
require different deposition and replication techniques than those found in silicon processing 
environments. 
Because of the differences between GaAs and Si IC processing. GaAs IC technology cannot 
make use of the knowledge and experience gained from the matured Si IC technology and has 
had to climb the learning curve to a large degree on its own merit. This is the reason why GaAs 
-------------------------------------------- --
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products are more expensive than Si. Other reasons for the higher cost of GaAs chips is the 
result of the higher cost of the GaAs material itself and the lower yield of GaAs chips. GaAs 
material is more expensive than silicon since gallium is relatively rare, whereas silicon is abun-
dant. Also, since GaAs is a compound, additional processing is required to create it from its 
elements. The lower yield is also due to several reasons. GaAs has a higher density of disloca-
tions than silicon. Very fine control of circuit parameters is required in order to achieve work-
ing devices with adequate noise margins and this is not yet easily achieved. The last reason is 
the increased breakage of the finished product due to the high brittleness of the GaAs substrate. 
At the moment, the transistors count of GaAs is lower than silicon. One reason for this is 
the relatively low yield of GaAs chips which forces designers to use smaller chip area in order 
to get more chips in each wafer. Also there is the thermal management problem. When operat-
ing at the same speed as silicon gate, GaAs gates require less power. However. GaAs gates do 
consume considerably more power at high speed operation and also GaAs substrate does not 
conduct heat as well as silicon. 
4.4.2 Different type of GaAs devices [97,98,101] 
Since there is no stable native oxide or easily deposited insulator for the gate material. it 
is difficult to build MOSFET devices on GaAs substrates. Bipolar GaAs homojunction transis-
tors are also hard to fabricate and do not offer sufficient current gain to make them attractive 
as high speed devices. Thus. the first and most common transistor structure used nowadays is 
the MESFET. Other types of GaAs devices are the junction field effect transistor (JFET). the 
modulation doped FET (MODFET). and the heterojunction bipolar transistor (HBT). They will 
be introduced briefly in the following. 
MESFET 
The simplest and most mature device for GaAs ICs is the depletion mode metal-
semiconductor field effect transistor (D/l\1ESFET) whose cross section is shown in Fig.4.26a. 
The device consists of a shallow n-type implanted region forming the channel of the PET. A 
schottky barrier is formed by depositing a metal film above the channel and the ohmic source 
and drain contacts are produced by alloying Au-Ge-Ni into the GaAs. The device is referred to 
as normally-on because there is a source-drain current flowing when applying a voltage 
between these two terminals. N-type channel is utilised instead of p-type because it is only 
the electrons having higher mobility in GaAs and not the holes. As the reverse bias voltage on 
------------------------------------------- -- -
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(a) D/MESFET (a) E,IMESFET 
source dtain 
undopcd GnAs 
GaAs 
(c) JFET (d) HEMT 
(e) HBT 
Fig. 4.26 Different type of GaAs devices 
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the schottky gate. relative to the source ohmic contact. is increased until. at the pinch-off vol-
tage. the channel is completely pinched off. terminating source-drain current fiow. Hence. this 
device·s characteristics are similar to those of a common silicon n-channel junction FET. How-
ever. GaAs transconductance is very high and the input capacitance is very low which results 
in a very high gain-bandwidth product. typically 15 to 20 GHz. leading to circuit switching 
speeds in the 50 ps range. The D/MESFEf has the largest current drive capacity per unit device 
width of any GaAs FET (0.1mA/,u.m). This contributes to its high speed. low fanout sensi-
tivity and high power dissipation. It also has the merit of high noise immunity because the 
logic swing of the gate can be determined by the channel doping and thickness under the 
schottky-barrier gate and can be made as large as 2.5 V. However. the D/MESFET requires a 
negative voltage for turning-off the channel and this leads to the requirements of voltage level 
shifting between stages and two power supplies. 
Another type of MESFEf is configured in enhancement mode (Fig.4.26b) whose structure 
is similar to the D/MESFET. The different is ｴｨｾｴ＠ the combination of the implanted channel 
depth and n-type doping has created a built-in potential of the schottky barrier which pinches 
off the channel completely. Thus. the FET is normally-off and a positive gate potential must be 
applied for source-drain conduction to begin. The advantages of E/MESFET over D/MESFET 
are that level shifting is not required in the logic gate; only one power supply is required and 
power consumption is lower. The logic swing is the difference between the pinchoff voltage 
(approx. 0 V) and the forward turn-on voltage of the schottky barrier gate (approx. 0.5 V). is 
much smaller and thus the noise immunity for the logic gate is lower. This small threshold 
voltage also places stringent process controls to fabricate devices across the wafer with very 
small variations in pinchoff voltage. Furthermore. the current drive capability is lower than the 
D/MffiFET; about 0.01mA/ p.m. 
JFET 
A close cousin to the MESFET. the junction FET (JFET) replaces the schottky-barrier gate 
with a p-region that forms a pn junction to act as the gate (Fig.4.26c). The JFET has the same 
advantages of the E/MESFEf with respect to power plus the additional advantage of a slightly 
larger logic swings due to the larger turn-on voltage of the p-n junction. Also. the thicker 
channel has eased slightly the constraints on the stringent process controls. It is possible to 
reverse the various implants to form n-type gates in a p-channel region. This is important 
because a device complementary to the n-channel JFET can be provided and an equivalent 
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CMOS logic can be formed. However. the JFET typically operates more slowly than a MESFET 
because of charge storage in the gate region. 
HEMT 
Another device having improved performance over MESFET is the high electron mobility 
transistor (HEMT). also known as the modulation doped FET (MODFET) [102]. The HEMT is 
a heterostructure device consisting of GaAs and aluminum gallium arsenide (AlGaAs). It is a 
result of solid state physics that the electrons contributed by the n-doping in the AlGaAs are 
free to move through the entire crystal until such time as they fall into the lowest energy 
states allowed to them. In this HEMT. these lowest energy states are to be found just to the 
GaAs side of the heterojunction interface. with the outcome that all the electrons accumulate 
there in a thin sheet. They are free to move only in the two-dimensional plane of the interface. 
and the term 'two-dimensional electron gas' (2DEG) is used to describe the conduction elec-
trons' state or condition. The AlGaAs layer is heavily doped to provide the mobile electrons for 
conduction and the GaAs layer is undoped which reduces impurity scattering to allow max-
imum electron mobility. Hence, the key to the fast operation of HEMT is to separate the elec-
trons from the donors that would otherwise reduce electron mobility and velocity by scatter-
ing the electrons. This high speed advantage can be further enhanced by almost a factor of two 
when the device is cooled to 77 K. 
Enhancement and depletion mode devices can be fabricated in the HEMT technology. 
Compared to MESFETs, HEMTs have a higher forward turn-on voltage of the schottky barrier 
gate and thus provide a larger noise margin. Having the above advantages, HEMTs are fabri-
cated from a complex multi-layer semiconductor structure which requires the development of 
new fabrication methods such as molecular-beam epitaxy and metal-organic chemical-vapour 
deposition. 
HBT 
The same growth techniques also permit the formation of heterojunction bipolar transis-
tors (HBTs). (Fig.4.26e). Its construction is analogous to the silicon bipolar transistors in that 
current flow is vertical through the layers rather than horizontal to the surface. However. the 
HBT is fabricated with different semiconductor materials in its three terminals: the emitter is 
AlGaAs whilst the base and collector are GaAs. The heterostructure at the emitter-base junc-
tion allows the base to be heavily doped without degrading the current gain: since hole 
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injection from the base into the widegap emitter is virtually impossible. The heavy base doping 
levels also allow the use of very thin ( < 1000 A) basewidths without causing excessive base 
resistance. This leads to very high current gain bandwidth products compared to that of silicon 
homojunction devices. Current gain bandwidth products in the 100-200 GHz range can be pos-
sible and this corresponds to switching speed in the 2-ps to 5-ps range. 
4.4.3 GaAs logic families [98-100] 
The different device approaches introduced in the previous section can be utilised to 
implement different logic circuits. Some of the popular GaAs logic families are described in the 
following paragraphs. 
The buffered PET logic (BFL) gate (Fig.4.27a) developed by Hewlett Packard is the first 
GaAs D/MESFET IC work reported. It can be seem that single gate PETs can be paralleled to 
form the OR function and be seriesed to form the AND function. Since it requires a negative 
voltage to turn-off an n-channel D/MESFEf. whilst its drain voltage is positive. a level shifter 
is needed so that the output logic levels match the input levels. This is accomplished by the 
three forward biased diodes in the source-follower output stage of the gate. The BFL is the 
fastest gate with a relatively high fanout and a high noise margin. However. the power dissi-
pation is high because of the extra power dissipated by the level shifter. Furthermore. the level 
shifting diodes must be rather large in order to be able to handle the large current. resulting in 
the consumption of a significant wafer area. Because of these limitations. BFL is not suited for 
LSI complexity circuits (more than 2000 gates). 
A variation of BFL is unbuffered FET logic (UFL) where the source follower is not used 
at the output (Fig.4.27b). This can lead to the lower power consumption than the BFL gate. but 
the output is more sensitive to loading capacitances. 
Figure 4.27c illustrates a logic family called capacitor diode FET (CDFL). Like UFL. it 
uses diode level shifting to establish the DC operating point of the circuit. However. a reverse 
biased diode. which functions as a capacitor. placed in parallel with the level-shift diodes capa-
citively couples the logic gates during high speed transitions. Since the speed of the logic gate 
does not depend on the operating current in the level-shift diodes. the current through the 
level-shift diodes can be made very small. allowing very low DC power dissipation. Thus. the 
CDFL gate is potentially faster than the UFL gate and exhibits lower power dissipation. Its 
\'00 = 4.5V 
(a) BFL 
(c) CDFL 
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(b) UFL 
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B 
vss 
(d) SDFL 
Fig. 4.27: GaAs logic families 
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fanout capability is poorer than that of the BFL gate because the output is not buffered. 
Another logic circuit based on D/MESFET is the schottky diode FET logic (SDFL). shown 
in Fig.4.27d. The SDFL gate incorporates small schottky diodes to perform the input logical-OR 
function and to provide level shifting. The invert function is performed by the D/MESFEf in 
the second stage. Since the level shifting is done at the input where the current is lower. the 
power dissipation is also lower. Because of the simplicity of the gate design and replacements of 
FETs with small schottky diodes for most logic functions. the circuit area is reduced. Hence. 
SDFL is suitable for LSI applications, but not for VLSI complexity ( > 10000 gates) circuits. 
However. the fanout and drive capability of SDFL are poorer than BFL due to the absence of 
output buffer. 
Direct coupled FET logic (DCFL) utilises both E/MESFEr and D/MESFET. As shown in 
Fig.4.27e. the gate is very similar to an NMOS gate where an E-mode driver in conjunction 
with a D-mode pull-up load is used. These circuits have the lowest power consumption of any 
GaAs logic family. There is no need for level shifting with a DCFL gate. so power dissipation 
and packing density are greatly improved. It is the preferred logic circuit to realise LSI and 
VLSI GaAs ICs. Also. only one power supply is required by the DCFL gates. The fanout and 
drive capability of DCFL will be similar to the SDFL but the logic swing and noise margin for 
the gate are small if E/MESFErs are used. 
It should be noted that although MESFETs are mentioned in the above logic families. 
HEMT circuits can also be utilised to implement any of them because enhancement and deple-
tion devices are also available in HEMT technology. A summary of the comparisons of the 
above GaAs logic families are listed in Table 4.22; 
4.4.4 Status and trends [1 05-1 07] 
The history of GaAs technology is rather short and its development is briefly reviewed 
first. The first GaAs logic gate was produced by Hewlett Packard to demonstrate the high speed 
switching characteristics of a buffered FET logic gate. This gate had a gate length of 1 p.m: a 
gate propagation delay of 60 ps and a dissipation of 10 mW. Since then, several American and 
Japanese Companies have been actively involved in the development of GaAs devices. In Amer-
ica, the Defense Advanced Research Project Agency (DARPA) has conducted a GaAs IC Process 
development program since the late 1970s; whose goal was to set up a pilot production line for 
., 
I 
I 
' 
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BFL UFL CDFL SDFL DCFL 
Power dissipation high medium low low lowest 
(mW/gate) 5-10 2.5 1-2 1-2 <0.5 
Speed fast medium medium medium medium 
(unloaded gate delay) 70ns 130ns lOOns 0.15ns 0.17ns 
Fanout capability large small small small small 
ｾＳ＠ ｾＳ＠ ｾＳ＠ ｾＳ＠ ｾＳ＠
Packing density poor poor poor good excellent 
Circuit complexity MSI MSI MSI LSI LSI/VLSl 
(gates) ( < 300) ( <300) (<300) (300-3000) (3k-10k) 
Noise margin high high high medium low 
Power supply Voo,-Vss Voo,-Vss Voo,-Vss Voo,-Vss Voo 
Process-control 
loose loose loose medium stringent 
requirements 
Table 4.22: Comparision of different GaAs logic families [96,100] 
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low power. radiation hard GaAs LSI devices [103]. Under this program. Rockwell have pro-
duced an 8 by 8-bit multiplier in 1980 which held the world's record for the most complex 
and fastest GaAs circuit for about 2 years. The U.S. DARPA and U.S. Air Force is now fund-
ing a project known as the Advanced On-board Signal Processor (AOSP) which will assemble a 
digital signal processing system using GaAs components by the year 1990. The studies con-
ducted in the early 1980's indicated that GaAs IC technology would be mature enough to 
ｦ｡｢ｾｩ｣｡ｴ･＠ 6000-gate arrays and 16-kbit SRAMs by the end of this decade. Hence. DARPA has 
funded the creation of three pilot fabrication line facilities for GaAs chips to assure that these 
technologies would be in place by the mid-1980's. 
As listed in Table 4.23 and 4.24. the development of GaAs IC has been very rapid since 
1980. The bit density of SRAMs almost doubled every year. The early effort mainly came 
from Fujitsu. NTT and Rockwell. Prototypes of SRAM with densities up to 4 kbits and access 
times under 5 ns were generally available in the laboratories of these companies in 1984. One 
exception was the 16-kbit SRAM fabricated successfully by NTT using E/D MESFET. DCFL 
GaAs technology. This achievement has surpassed many competitors because they could put 
more than 100.000 transistors on a single chip: even the current practical figure is 30.000 
transistors. The access time of this chip was 4.1 ns but the yield was only 1% due to the high 
defect density of the wafer [119]. Until the ISSCC 87, successful fabrication of 16-kbit SRAM 
was reported by Mitsubishi. As a result of the DARPA funding. both Rockwell and McDonnell 
Douglas have delivered samples of 16kbits SRAMs to DARPA in 1987. However, the speed of 
their devices are only in the 25 ns range and are less than the expecte4 10 ns. This is because 
speed is sacrificed to achieve the low power target of the DARPA program. At the moment, 
DARPA is continuing to fund the development of the 64-kbit SRAMs. Most of the GaAs LSI 
chips listed in Table 4.23 utilise the E/D MESFET process and DCFL circuit which is the only 
logic circuit suitable for implementing LSI or VLSI devices. The access time of SRAMs is usu-
ally between 1 to 5 ns and the power consumption is less than 1 Watt. Such performance can-
not be matched by the today's silicon technology. 
Although most companies adopt the MESFET process. there are a few companies experi-
menting with other transistor process. Fujitsu have reported the use of HEMT process with 
DCFL circuits to obtain subnanosecond access speed for the lkbits SRAM operating at 77 K. 
The densest HEMT devices (1350 gates) produced so far is a 8 by 8-bit multiplier by 
Honeywell [104]. McDonnell Douglas have worked on the complementary JFET which can lead 
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Year Company Device Process Remarks 
1980 Rockwell 8x8 multiplier D/MESFEf SDFL multiplication time: Sns, lk-gate 
1981 NTT 256 SRAM 
-
SOns 
1982 NTT lkSRAM E/MESFET .fns, 7k transistors, 3.3mm2 
1983 Fujitsu 1kSRAM - 4ns, ＲＬｾＮｴｭ＠ tech. 68mW 
1984 Fujitsu 1kSRAM HEMT/DCFL 0.9ns, 7244 ｴｲ｡ｮｳＮｬＮｓＬｾＮｴｭ＠ tech. 8.7mm2 
Fujitsu 4kSRAM E/DMESFET 3ns, ｬＮｓＬｾＮｴｭ＠ tech. 26k trans. 1S.64mm2 
Fujitsu 16x16 multiplier E/D MESFET DCFL IOns, 3k-gate, 9S2mW 
Fujitsu/NTT 1kSRAM - l.Sns, 300mW 
NTT 4kSRAM E/D MESFET DCFL 3ns, ｬＮｓＬｾＮｴｭ＠ tech. 26k trans. <0.7W 
NTT 16kSRAM E/D MESFET DCFL 4.1ns, ｬＬｾＮｴｭ＠ tech. <tOOk trans. 2.SW 
Rockwell 1kSRAM 
-
6ns,100mW 
Rockwell 4.5GHz freq. divider HBT ＲＬｾＮｴｭ＠ tech. 32 trans. 0.3mm2 
McDonnell-Douglas 256 SRAM C-EJFET 6ns 
NEC lkSRAM E/D MESFET DCFL 6ns, 38mW, ｬＬｾＮｴｭ＠ tech. 
NEC 12x12 multiplier 
-
4ns, 2.SW, 1083-gate, 170ps gate delay 
Toshiba lGHz divider SCFL ｬＬｾＮｴｭ＠ tech. SOmW,lmm2, 324 trans. 
1985 NEC 4kSRAM - 2.4ns,1W, 6.61 mm.sq. 
Fujitsu 1kSRAM HEMTDCFL l.Spm tech. at 300K, 3.4ns, 0.29W 
at 77K, 0.9ns, 0.36W 
Fujitsu 4kSRAM HEMTDCFL ｬＮｓＬｾＮｴｭ＠ tech. at 300K, 4.4ns, 0.86W 
at 77K, 2ns, 1.6W 
RCA/Triquint 8-bit RISP JJ.P EIDMESFET 4.Sk gates, 200MHz clock, 
lOOMIPS, 2V supply, 
McDonnell Douglas 1kSRAM C-EJFET sub-5-ns, lSOmW, 
1987 Fujitsu 1kSRAM E/DMESFET 2ns, 210mW 
Hitachi 4kSRAM 
-
1ns,1.6W 
Mitsubishi 16kSRAM E/D MESFET DCFL ｬＬｾＮｴｭ＠ tech. lW, S-llns 
Rockwell 16kSRAM MESFET 2Sns .. · 
McDonnell Douglas 16k SRAM C-EJFET 2Sns 
Honeywell 8x8 multiplier HEMTDCFL lpm tech. 1350-gate, 70ps/gate, 1.4mW/gate 
1988 Rockwell 8-bit JJ.P D/MESFEf ｬＬｾＮｴｭ＠ tech. 9400 trans. lSOMIPS 
20mm2, 9.2W, rep,ISSCC88 
McDonnell Douglas 32-bit p,p 
-
under development 
TI 32-bit p,p - under development 
RCA 32-bit p.p 
-
under development 
Table 4.23: Progress of the development of GaAs logic devices [103-107] 
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Year Company chip den. Process Remarks 
Ｈｾ｡ｴ･ｳＩ＠
1982 Toshiba 500 E/MESFET 0.2mW/gate, 0.6ns 
1984 Toshiba 1k DCFL 0.2mW /gate, 0.3ns, 4200 FETs, 14.06mm2 
TI lk HBT l3.53mm2, 3100 FETs 
Tektronix 1.2k E/DMESFET 0.19mW/gate, 0.37Sns 
1985 Honeywell 2k D/MESFET 0.23-0.55ns,4-1mW /gate 
Toshiba 2k DCFL O.SmW /gate, 0.21Sns, 42ps(unloaded) 
1986 NEC 3k D/MESFET BFL 88-S6ps{unloaded), 2.3-4.6mW/gate 
TI 
4k 
heterojunction ｓｾｭ＠ tech. 
inverted trans.I2L 300-125 Ops, 2-0.2m W /gate 
1987 Toshiba 6k SCFL 76ps/gate(unloadcd), 1.2mW/gate, 64mm2 
Table 4.24: Progress of the development of GaAs gate arrays [103-107] 
. - .. - ... -·. ---·· ------------ ------------------...., 
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to low power and radiation hardened SRAMs. HBT is still in its infancy stage. only Rockwell 
have reported to produce a SSI device with the HBT process. 
On the microprocessor side, RCA successfully developed a 8-bit RISC-type microproces-
sor chip in 1985. It consists of 4,500 gates and has a performance of 100 MIPS. Another 8-bit 
microprocessor reported at the ISSCC 88 was from Rockwell. Using D/MESFET technology 
with ＱＭｾＭｴｭ＠ gate. the company adopted a new bit-slice architecture to pack 9,400 transistors on 
a 4.9 by 3.9 mm die. It is a record level for GaAs density and the device has a performance of 
150 MIPS at 9.2 W. The design is oriented to the 1750A instructions but it is flexible enough to 
support other computing applications. Rockwell, McDannel Douglas and RCA are all develop-
ing a 32-bit microprocessor and a floating-point co-processor. The former two are funded by 
DARPA who initiated a five-year program in 1984 to develop a full 32-bit architecture 
microprocessor and floating-point co-processor in GaAs for the AOSP project. All three com-
panies employ the architecture of the MIPS (Microprocessor without Interlocked Pipeline 
Stages) machine developed by Stanford University. This is a RISC-type machine as other 
..... . 
modern architectures are too complex to be put into one GaAs chip which at present cannot 
accommodate more than 10,000 gates. The goals of these microprocessors are to operate at a 
200 MHz clock rate and a sustained throughput rate of at least 100 MIPS. Both McDannel 
Douglas and Texas Instruments are expected to deliver their samples to DARPA in 1988. Prel-
iminary studies conducted by Rockwell indicate that a MIPS-based machine operating at 500 
MHz clock rate and executing more than 200 MIPS is possible when the second generation GaAs 
transistors such as HEMTs or HBTs are available [120]. 
Similar rapid progress is applied to the development of the gate arrays. Only 500-gate 
arrays were produced by Toshiba in 1982 and after five years. Toshiba presented a 6,000-gate 
arrays at the ISSCC 87. Fully functional 7,000-gate arrays have been demonstrated by 
Rockwell and samples have been delivered to DARPA in 198 7 as an outcome of their funding. 
Besides using MESFET. Texas Instruments have reported the use of heterojunction inverted 
transistor integrated injection logic at the ISSCC 86. The performance was not significantly 
better than the rest because it only utilised the 5 p.m design rules whilst the others were usu-
ally using 1 p.m or below. 
Although there has been dramatic progress in the development of the GaAs devices. these 
devices have remained in the laboratory until recent years. This was because the efficacy of 
GaAs integrated circuits manufacturing technology could not be judged or measured against 
- 167-
traditional silicon integrated circuit standards. GaAs wafer processing volumes were limited. 
yields were low. reliability standards did not exist and industry standard manufacturing 
methodologies were not applicable. About three years ago. this scene started to change because 
higher yield ·si-like· GaAs integrated circuit manufacturing technologies closely paralleling sili-
con fabrication. testing and packaging approaches have emerged. Practical commercial produc-
tion has been realised through the use of high quality three inch GaAs wafers. cassette to 
cassette process equipment. direct step on wafer photolithography systems. dry processing 
techniques. automatic packaging equipment and custom GaAs high speed testing systems [108]. 
available GaAs products (Table 4.25) 
Harris Microwave Semiconductor were the first company to market digital GaAs ICs in 
March 1984 and their first products were the four-bit universal shift register. HMD-12141-1 
and the divide by 2/4/8 binary counter. HMD-11016-1. They are fabricated by the D/MESFET 
process with BFL circuit. Having a 1.5-2 GHz clock speed. the devices are at least 5 times faster 
than their Si-ECL counterparts. With ECL compatible 1/0s. engineers can incorporate these 
devices in their designs to extend the performance of existing ECL systems into the GHz range 
[109]. Since then. Harris have continued to add more SSI and MSI logic functions such as D 
:flip-flop; logic gates: digital phase comparator and divide by 10/11 variable modulus divider to 
its range to facilitate the replacement of ECL with GaAs-based logic circuit. These GaAs are 
generally three times faster than those of silicon ECL for a similar function. but dissipate 
much less power than ECL. Harris also provide a GaAs ｡ｲｾ｡ｙＺ•＠ HMD-111000-3. whose cells are 
already configured to perform specific functions. Hence. a pre-defined set of functional blocks 
are available to build the digital circuit designs. The HMD-111000-3 has 48 AND gates. 8 NOR 
gates. 88 inverters. 8 master-slave flip-flops. six dual-phase clock drivers. 16 input buffers and 
8 output buffers. 
Closely following Harris. Gigabit logic started marketing GaAs digital devices in June 
1984. Employing the company·s capacitor diode FET logic (CDFL). Gigabit produce the Picolo-
gic family having 350 members which claimed by the company. comprises the top 80% of the 
basic ECL logic functions. The common Picologic family characteristics are ECL 110 compatibil-
ity; TTL and CMOS output capability; wired OR output capability; speed 3 to 4 times that of 
ECLat 1/2 to 1/3 the power. Gigabit were the first company delivering GaAs SRAMs. Their 
12G014 is a 256 x 4 bits SRAM with a cycle time of 3 ns. Unlike simple SRAM. this provides 
pipelined and self-timed operation. Pipelining refers to the on-chip input and output registers. 
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Company P.roduct Description Remarks 
Gain GFL1700 1672-gate array 921/0, lOOps, 700p.. W /gate, H/D MHSFHT 
(1986) GFL3500 3456-gate array 1401/0, lOOps, 700p.. W /gate, H/D MESFET 
GFL6000 5776-gate array 2041/0, lOOps, 700p..W/gate, E/D MESFHT 
- 4kSRAM 2ns, <lW 
Gigabit 120014 256x4 SRAM 3ns 
(1984) SSVMSI logic family 100-lSOps(loaded), >20Hz data rate 
Harris HMD-11100-3 cell array 30Hz clock 
(1984) -
SSVMSI 
Ford 21005 
(1984) 20G05A 
Triquint Q-chip 
(1985) Q-logic 
TQ-3000 
McDonnell MD2901 
Douglas 
Vitesse VE12G474 
VSC1500 
VSC4500 
VE29G01 
VE29G02 
VE29GlOA 
Table 4.25: 
standard cell S0-150ps. 1-20Hz 
logic family 100-lSOps(loaded), >20Hz data rate 
561-gate array 341/0, 175ps, 1.3mW /gate, E/D MESFHT 
504-gate array 321/0, 175ps, 1.6mW /gate, D/MESFET 
cell array 2GHZ, D/MHSFET BFL 
logic family MSI family based on Q-cbip, >20Hz 
3k-gate array 641/0, 130ps, 0.75mW/gate, BFL E/D MESFET 
4-bit,u.p 1860 trans. C-EJFET, 0.135W 
25MHz clock, 40ns/instr. 
4kSRAM 3.Sns 
1.5k-gate array O.l-0.2SmW /gate, 125-400ps/gate 
4.5k-gate array O.l-0.25mW /gate, 125-400ps/gate 
4-bit ,u.p slice 1.25p..m tech. E/D MESFET, 72MHz 
4139 trans. 1.7W, 14ns/instr. 
carry gen. E/D MESFET, 0.43W, 460 trans. Sns 
12-bit ,u.C lOOMHz clock, 1. 7W, 6228 trans. 
Some available GaAs products (June 1988) 
(information from manufacturer's brochures) 
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which allow the all-important cycle time of the system to be the same as the cycle time of the 
chip itself. Silicon ECL RAMs are available with less than 5 ns access times (not cycle times), 
but the delays associated with the required I/0 registers always result in cycle times in the 8 
to 10 ns range [110]. Gigabit are also preparing to launch gate array with complexity between 
1.5k to 2k gates. 
Triquint. a subsidiary of Tektronix, were established in 1985 to market GaAs IC devices. 
The company's first product was a high speed cell array. named 'Q-chip' or 'Quick-chip' aimed 
to provide inexpensive quick turnaround (8-12 weeks) development of GHz speed circuit func-
tions. The array's cells comprise a set of unconnected transistors. diodes and resistors and both 
the high speed digital circuits up to 2GHz and microwave analogue circuits with bandwidths up 
to 5GHz can be built from these cells. Within a 2 mm x 2 mm chip. there are 28 internal cells 
and 24 I/0 cells and the maximum power dissipation is 2.8 Watts [111]. Triquint also provide 
a series of MSI (up to 500 gates) components. called the Q-logic. These components are 
designed from a standard cell library and include counters. modulus dividers, multiplexers. 
demultiplexers and flip-flops. They are also ECL I/0 compatible and operate ·· at 2GHz. In Oct. 
1987. Triquint announced the world's first 3000 gate GaAs gate array. TQ3000. It can support 
LSI applications at toggle rate of up to 1 GHz and 64 dedicated high speed 1/0 pins that can be 
programmed to interface with TTL. CMOS or ECL logic. The company claimed that power per 
gate was up to 50% lower than that of the fastest ECL and the clock rate was 2 to 3 times fas-
ter. 
The first GaAs microprocessor was marketed by McDonnell Douglas in third-quarter 
1986. The MD2901 emulates the operation of the popular AM2901A and is fabricated by E-
JFET process. It now has an operating speeds of only 25 MHz but the company are working on 
an improved version of the MD2901 which are expected to operate at speeds up to 100 MHz. 
Shortly afterward. Vitesse Electronics announced a range of GaAs 2900 family bit-slice 
microprocessor components. The family consists of three devices: VE29G01. 4-bit microproces-
sor slice; VE29G02, lookahead carry generaior and the VE29G10A. 12-bit microcontroller. 
These devices are ECL I/0 compatible and are microcode and functionally compatible with 
AMD's AM2900 series. It was reported that design using the GaAs processor was as much as 
four times faster than the silicon version [112]. This microprocessor family is supported by a 
1k x 4 bits SRAM. VE12G474. Similar to the Gigabit's SRAM. this one also incorporates 110 
registers. self-timing mechanism and output buffers capable of driving up to 25 ohms. The 
-----------------------------------···· - ... 
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cycle time is 3.5 ns versus 7.8 ns for the equivalent ECL versions. Vitesse have also developed 
16-kbit SRAMs and will supply them for the DARPA's microprocessor project. Recently, 
Vitesse have produced semi-custom products, VSC1500 and VSC4500 which are gate arrays 
with 1.5k-gate and 4.5k-gate respectively. All these products from Vitesse are fabricated by 
1.25 p,m E/D MESFEf process to achieve the low power and high speed performance. The 
power consumption is 0.1-0.25 mW/gate and gate delay is 125 to 400 ps/gate. Vitesse's process 
can now produce as many as 5000 gates per chip. Continuing refinement is expected to bring 
that capability up to 6000 gates by 1988 and to 10000 gates per chip by 1990. 
Gain Electronics Corporation established in Feb. 1986 aim to develop and market 
advanced commercially available GaAs chips. The company are producing a family of gate 
arrays using E/D MESFET process [113]. The largest one is GFL6000 which has 5776 
equivalent gates and dissipate 1.5-3 Watts. These arrays are designed with the company's new 
Gain FET logic (GFL) circuits which feature low power, high speed and high noise margins. 
Gain also prepare to deliver 4kbits SRAM with 2 ns access time in 1988. 
From all these manufacturers' announcements. it can be realised that many difficulties of 
manufacturing GaAs ICs have been overcome and we have just entered the GaAs LSI era. How-
ever, GaAs will not replace the long-established silicon technology as the main semiconductor 
technology because the manufacturing cost of GaAs devices is higher and it cannot reach the 
integration level of silicon. It is anticipated that GaAs will be restricted to the high perfor-
mance markets in the areas of telecommunications, computer, signal processing and test equip-
ments. Currently. LSI GaAs devices such as 4-kbit SRAMs, 8-bit microprocessors and 6000-
gate arrays are available on the market; also the development work for 16-kbit SRAM. 32-bit 
microprocessor and 7000-gate array has almost been finished. Following this trend. GaAs tech-
nology will reach the VLSI level by 1990. 10k-gate arrays and 16kbits SRAMs will be on the 
market by that time. HEMT and HBT are the promising technology to further improve the 
performance of GaAs devices. SRAM utilising HEMT has been demonstrated to have sub-
nanosecond access time. If the fabrication methods such as molecular-beam epitaxy and metal-
organic chemical-vapour deposition have become mature. HEMT and HBT devices can be 
manufactured at large volume. 
4.5 Summary 
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An extensive study on VLSI technology has been conducted and the study results have 
been discussed in this chapter. Covering both silicon and gallium arsenide technology. the 
study mainly concentrated on the development of gate array and memory technology since 
they are the devices widely used in the implementation of the advanced OBP transponder. The 
present and near-future capabilities of these technologies have been investigated with the aim 
of establishing a technology baseline. This baseline will be used as a reference by the satellite 
engineers when they design the payload for satellites scheduled for launch in the 1990·s. The 
present state-of-the-art of gate array and memory technology is summarised in Table 4.26. 
Information in this table can be used as a technology baseline for the satellite payload in the 
early 1990's since space-qualified parts requiring high radiation tolerances are usually three or 
four years behind the commercial market. 
CMOS technology will continue to dominate the semiconductor market in the coming 
years. Although sub-micron CMOS technology will become mature in the next decade. it is 
expected that space-qualified parts will remain at the 1-p.m level. at least in the early 1990's. 
As long as the speed requirements can be satisfied. CMOS technology will be preferred because 
its high packing density allows designers to put a large number of functions onto a chip. 
Reducing the number of chips is one of the important criteria in the payload design. Having 
high resistance to radiation. CMOS/SOS is a very suitable alternative to build the space-
qualified parts. Its performance is close to. or even sometimes superior than the CMOS/bulk 
process. however. it is more expensive. 
BiCMOS combining the merits of both CMOS and bipolar technology is a new entry in 
recent years. More companies are now developing BiCMOS products and some believe that it 
will become the general workhorse technology for VLSI devices in the late 1990·s. However. 
there is no doubt that it will be commonly used in niche applications such as high performance 
SRAMs. interface logic. high speed gate arrays and mixed analog/digital circuits. Since it is a 
relatively new technology. it may take a longer time to develop space-qualified parts. It is not 
clear whether sophisticated radiation hardened BiCMOS products will be available in the next 
five years. 
When an extremely high speed performance is required. either ECL or GaAs technology 
will come into the design. Sub-5-ns SRAMs and devices with a clock rate of 500 MHz or more 
are available and are space-qualified. GaAs technology has a potential to achieve even higher 
performance than ECL. but it seems that it will not have reached this maturity by the early 
Device 
Gate arrays 
Gate arrays 
Gate arrays 
Gate arrays 
Gate arrays 
SRAMs 
SRAMs 
SRAMs 
SRAMs 
DRAMs 
UVEPROMs 
EEPROMs 
Table 4.26: 
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Technology Complexity Others 
1.25p.m Si CMOS 150,000 0.7ns gate delay 
3LM 150MHz system clock 
0. 72p. W /gate/MHz 
1.25p.m Si CMOS/SOS 150,000 0. 7ns gate delay 
3LM 150MHz system clock 
0.14p. W /gate/MHz 
1.5p.m Si ECL 15,000 0.1ns gate delay 
3LM 500MHz-1G Hz system clock 
lmW/gate 
1.5p.m Si BiCMOS 15k-20k 0. 7ns gate delay 
DLM 200-500MHz system clock 
'25p. WI gate/MHz 
GaAs E/D MESFET 7,000 O.lns gate delay 
> lGHZ system clock 
0.5mW/gate 
lp.m Si ECL 64k-bit sub-5-ns, 2-4W 
lp. m Si BiCMOS 256k-bit 15ns, 400mW 
lp.m SiCMOS 256k-bit 25-35ns, 300-400mW 
GaAs E/D MESFET 16k-bit sub-5ns, 1-2W 
lp.m Si CMOS 1M-bit 70ns, 450mW 
1p.m Si CMOS 1M-bit 100-150ns, 300m W 
lp.m Si CMOS 256k-bit 100ns,300-400mW 
State-of -the-art of gate arrays and memory devices 
(June 1988, sources from various electronic press) 
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1990's. Even at comparable speeds, GaAs technology is expected to consume less power than 
the ECL counterparts. Another merit of GaAs is its inherent high resistance to radiation which 
allows the radiation hardened devices to be developed more easily. On the other hand, the 
advanced bipolar process no longer resembles that of the early generations which could tolerate 
slightly higher radiation levels, and is becoming more difficult to develop radiation hardened 
ECL devices. 
It is anticipated that in the payload designs for the early 1990's CMOS/bulk or 
CMOS/SOS will play an important part due to their high chip complexity; space-qualified dev-
ices such as 100,000-gate or larger arrays and 25-35 ns, 256-kbit SRAMs will be generally 
utilised. ECL devices will be adopted in those parts requiring 500 MHz to 1 GHz clock rate 
whilst higher speed circuitry can be designed with GaAs devices. 
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CHAPTER 5 RADIATION EFFECTS ON SEMICONDUCfOR DEVICES 
5.1 Introduction 
Basically. radiation refers to the propagation of energy through space or through a 
material. Radiation sources can be characterised as typical of three common environments: 
space; weapons and nuclear power plants. In the space environment trapped electrons and 
protons together with solar-flare protons and alpha particles are the main radiation sources. 
Nuclear power plant environment is typically fission electrons. neutrons. gammas and x-rays. 
whilst the weapons (nuclear burst) environment contains mainly neutrons and gammas. 
More and more electronic systems are now needed to operate in these environments and 
they must be designed to tolerate the effects of radiation. Hence. radiation effects in electronic 
systems using semiconductor devices have become of increasing interest. Unlike the design of 
parts for terrestrial applications. an engineer designing electronic systems for space applications 
has to understand the radiation effects on semiconductor devices and take it into account in his 
design. Hence, a literature survey has been carried out to gain an insight into this topic. This is 
a rather specialised area and most information has been collected from the Annual Conference 
on Nuclear and Space Radiation Effects. 
The effects of radiation on semiconductors ranging from permanent displacement damage 
in semiconductors to short-term currents produced by pulsed ionising radiation. will be first 
introduced. The emphasis is mainly on the description of the phenomena and not the detailed 
explanations of them. as for an engineer. it is more important to understand the radiation 
hardness of different families of semiconductor technology. This will be discussed in this 
chapter as well as the single event upsets in memory and microprocessor devices. 
5.2 Type of radiation damages [122-125] 
5.2.1 Introduction 
When nuclear radiation impinges on a target. there is an interaction between an incident 
nuclear particle and the target atom. The result of this interaction is the transfer of some 
energy from the incident nuclear particle to the target atom. This energy may appear in 
different forms: ionisation of the atom to produce a free electron with some kinetic energy or 
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increased kinetic energy of the entire atom (recoil atom). The radiation damages to the 
semiconductor devices are caused mainly by these two effects: ionisation effects and 
displacement effects. The damage caused by different types of radiation are listed below. 
Irradiation 
neutron. heavy ions 
total ionising dose 
transient ionising dose 
cosmic ray. heavy ions 
damage 
displacement damage 
surface damage 
transient damage 
single particle upset 
In order to predict the responses of semiconductor devices and circuits in the radiation 
environment. it is essential to understand how radiation damage builds up and anneals. The 
mechanisms of each type of damage will be briefly mentioned in the following and the 
hardness of each technology to these damages will be discussed later. 
5.2.2 Displacement damage 
Bulk or displacement damaging radiation is measured in terms of Damage Equivalent 
Normally Incident electrons (DENis). the fluence of normally incident lMeV electrons which 
produces the equivalent bulk damage in the material under test. Another name for this 
measure is the Bulk Damage Equivalent Fluence (BDEF). Another measure of device 
susceptibility related primarily to bulk damage is the total neutron-fluence damage threshold. 
commonly used in nuclear-effects tests [128]. The damage equivalence factors between electron 
and neutron have been reported by vanLint et al. [122]. 
Displacement refers to the physical damage to a crystal lattice produced by displacing an 
atom from its normal lattice position [124]. The primary effect of neutron or heavy ions 
irradiation upon a semiconductor is the creation of displacement damage in the bulk of this 
material. Hence. this damage is sometimes called bulk radiation damage or permanent radiation 
damage. 
When an atom is ejected from its normal lattice position. a vacancy is left behind. This 
recoil atom can knock other atoms and create more vacancies if the recoil energy is large 
enough. Eventually all the recoil atoms come to rest in thermal equilibrium in a non-lattice 
position which is referred to as an interstitial. unless some of them have accidentally fallen 
into vacancies. The thermal energy of the crystal then enables the defects to migrate through 
the crystal and structural rearrangements of the defects then occur. For example. the vacancies 
may combine with the interstitials; the vacancies and other mobile defect entities may diffuse 
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to surfaces. crystal imperfections. impurities or other defect entities. The net result is that 
either the crystal is restored to its preirradiation condition or new defects are formed. All of 
these processes are called annealing. Usually. the term 'annealing' refers for changes toward the 
preirradiation status whilst 'reverse annealing' refers to changes in the same direction as 
produced by irradiation. Generally. the concentration of defects remaining after annealing at 
room temperature is less than 10% of the original defects produced by irradiation. 
The creation of defects in the crystal lattice will introduce additional states in the energy 
gap. These defects can act as additional recombination centres which cause a reduction in the 
minority carrier lifetime and bulk mobility or they may act as additional impurities that 
change the net impurity concentration. For silicon the change in impurity concentration due to 
radiation is a reduction in the concentration. which tends to make the silicon more intrinsic. 
This implies an increase in silicon resistivity which will affect the electrical performance of a 
transistor. 
· 5.2.3 Surface damage [129] 
Surface damage is caused by ionising radiation whose measuring is the total ionising dose 
(TID). in units of rads. One rad represents the absorption of 100 ergs of energy per gram of 
target material to the target material; thus. for semiconductor damage effects. a rad(Si) is the 
more pertinent unit of dose. One rad(Si) is approximately equivalent to the dose produced by 3 
x 107 e/cm2 at an energy of 1MeV. Though there are different type of particle fiuences such as 
electron flux. neutron flux it is possible to convert these fluences to rad(Si). so that a common 
unit is used. 
When a semiconductor is subjected to ionising radiation (photons or charged particles). 
some of the energy of the incident beam is imparted to the orbital electrons of the atoms. If the 
amount of energy absorbed by an electron is sufficient to overcome its binding energy to its 
nucleus. it will escape from its parent atom and become free. In other words. the electrons are 
excited from the valence band to the conduction band and electron-hole pairs are created. The 
increase of electrons in the conduction band and holes in the valence band are called excess 
carriers. In semiconductor material. one rad can generate 4 x 1013 pairs/cm3 • 
The surface damage in the semiconductor devices is due to the ionisation process 
mentioned above. Ideally. the excess electrons in the conduction will return to the valence band 
and recombine with the excess holes. If only this happens. there is no long-lived change at 
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electrical properties of the semiconductor devices after irradiation. However. the ionising 
radiation effect is not that simple in real life. it is observed that there are positive charges 
trapped in the oxide grown on silicon and interface states buildup at the oxide-silicon interface 
[130]. All these can seriously degrade the electrical characteristics of a semiconductor device. 
The interface states. also known as surface states. are oxygen deficient centres located 
0 
within about a 5 A layer at the oxide-silicon interface. These oxygen deficient centres can be 
denoted by = Si·; also known as the trivalent silicon centre. The dash -. denotes an covalent 
bond and the dot denotes a nonbonding electron. One property of these interface states is that 
they must be located within one or two atomic bond distances from the silicon lattice so that 
electrons and holes in the silicon conduction and valence bands can readily make quantum 
mechanical transitions into and out of these interface states. Another property is that the net 
charge residing in them can either be positive. neutral or negative. 
The space charge buildup in the oxide film is due to the existence of many intrinsic point 
defects and impurity centres. The impurities include hydrogen . ions and hydroxide ions. The 
most likely candidates of intrinsic defects for the oxide charges are the interstitial oxygen 
donor centres. Oi. and the trivalent silicon donor centre. = Si·. Since these are donor centres, the 
space charges in the oxide are generally positive. 
Under ionisation radiation, the interface states and trapped positive charges inside the 
oxidised silicon are produced in the following events. 
1) interface states 
2) positive oxide charges 
=Si- OH + Rad-+ =Si· + OH(drift away) 
=Si· + Rad-+ =si+ + e 
Oi + Rad(h +) -+ Oi+ 
For the interface states. the ionising radiation breaks the trivalent silicon to hydroxide ion 
bond and releases the hydroxide ion which will then drift towards a more positive electrode. 
This leaves the trivalent silicons behind; those located near the oxide-silicon interface form the 
interface states. The positive charges can be produced in two ways by the ionising radiation. 
The energetic electron produced by the ionising radiation can ionise the trivalent silicon donor 
whilst the interstitial oxygen donor can capture the hole produced by the ionising radiation. 
I 
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5.2.4 Transient damage [124] 
Transient damage is also caused by the hole-electron pairs generation. as a result of the 
ionising characteristic of radiation. When a p-n junction is subjected to ionising radiation. a 
current is created in the circuit. This current has been called a primary photocurrent by 
analogy with light-induced junction currents. It is convenient to divide this photocurrent into a 
prompt component that occurs coincident with the ionisation pulse and a delayed component 
that can continue well after the end of the radiation. The prompt primary photocurrent results 
from the electron-hole pairs created in the depletion region of the junction. These excess 
carriers are swept out of the junction almost instantaneously by the electric field. The delayed 
photocurrent results from the minority carriers that are generated in the bulk of the 
semiconductor and subsequently diffuse to the junction. On reaching the junction. the minority 
carriers will be collected as photocurrents. 
When the ionising pulse finishes. the prompt photocurrent stops immediately and the 
delayed photocurrent decreases as the minority carriers are swept out and recombine. The 
magnitude of the photocurrent can be determined by the junction area. the substrate lifetimes 
and the radiation pulse-width. Due to the transient increase in photocurrent. the electrical 
behaviour of semiconductor devices will have transient changes and will return to normal 
following the radiation pulses. However. a high dose rate or long duration pulses can generate 
a large photocurrent which can damage the devices permanently. 
5.2.5 Latchup [131] 
Another severe problem caused by transient radiation is latchup which arises from the 
activation of four-layer silicon controlled rectifier (SCR) paths that are inherent in some 
monolithic integrated circuit structures. The structure of a typical SCR. four layers of 
alternative n-type and p-type silicon. means that there are two bipolar transistors formed, one 
being n-p-n and the other p-n-p. An example of the structure is commonly found in the bulk 
CMOS devices and is depicted in the cross section of CMOS devices in Fig.5 .1. 
The SCR is a bistable device, having a high-resistance and a low-resistance mode. In the 
low-resistance mode, the SCR is said to be in the ·oN· state. This state is achieved by 
forward-biasing all junctions so that both transistors are at saturation voltage. In this state. 
the current :flow is relatively uniform across the entire junction area and therefore large 
currents can pass. 
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Fig. 5.1: showing SCR path in CMOS structure 
j 
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If there is a current flow in a local part of the device then latch-up may occur. For 
example. a transient radiation pulse might cause a current to flow in the n-type substrate. The 
emitter-base junction of the lateral p-n-p becomes forward biased and holes are injected into 
the substrate. Some of these holes will be collected by the p-type well, where they will provide 
base drive to the vertical n-p-n. If the n-p-n is active at the time, then additional base current 
will be fed back to the p-n-p. 
The anode current. Ia, as shown by Larin [124], is given by 
where hren and hrep are the common emitter gains of the two transistors, Ig is the base current 
for the n-p-n and leBo is the leakage current and is the same for both transistors, since they 
share the same collector-base junction. 
It can be seen from the above equation that a regenerative mode is obtained if the 
feedback loop has a gain that is greater than or equal to unity. i.e. when 
hren X hrep ｾ＠ 1 
If this condition is met. then latch-up is initiated. If latch-up occurs, then there will be a 
current flow which continues until power is removed, or the device burns out. 
Latch-up can similarly be caused if the initial current is created in the p-well of the 
vertical transistor. 
5.2.6 Burnout [123] 
At high dose rates, excessive power dissipation may be produced in a chip as a result of 
the sudden increase in photocurrent or of latchup. The chip may be damaged permanently due 
to metallisation or junction burnout. 
5.2.7 Single event upset [132] 
The phenomena of single event upset (SEU) was first observed in the early 1970"s [133]. 
This initial evidence took the form of anomalous triggering of bipolar flip-fi.op circuits in 
communication satellites. It was found that it was due to the transition of cosmic ray ions and 
high energy particles through the device. However, the mechanisms of these errors were not 
well-understood until the end of the 1970"s. 
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The change of state of bits in memories is not a permanent effect and can be corrected by 
rewriting. For this reason. the failures associated with SEU are termed ·soft errors·. These soft 
errors are randomly located and timed bit errors in the storage devices. The mechanisms 
causing these soft errors are described in the following paragraphs. 
Semiconductor random access memories (RAMs) store binary data by the presence or 
absence of charge on particular nodes of the device. The quantity of charge which differentiates 
between a binary ·r and a ·o· is called the critical charge and is denoted by Qc. The basic 
mechanism for ionisation induced bit errors is the neutralisation of Qc. by the collection of 
ionisation-induced electrons or holes at the storage node. 
The ultimate effect of ionising radiation is the creation of electron-hole pairs along the 
path of a charged particle through the material (Fig.5.2). The number of carrier pairs are 
determined by the initial energy of the impacting ions and the square of its atomic number. 
Electrons and holes that are raised to the conduction band within depletion regions 
surrounding _diffusions or within gate insulators will be separated by the high electric field. 
Electrons are swept to the positive potential and holes to the negative potential. Electrons and 
holes generated outside the depletion region diffuse through the bulk silicon. Those reaching the 
edge of the depletion region may be collected. Also, charge can be collected from beyond the 
depletion region by funneling. The mechanism of funneling was began-understood in about 
1982 [134]. The term funneling refers to the redistribution of the electric field present at a 
sensitive node along the ion track. This process causes a larger amount of induced charge to be 
collected promptly: thus increasing the likelihood of a soft error. In order to cause a bit error. 
the charged particle must deposit sufficient energy in the sensitive region of a storage node to 
generate the required charge. Usually. only the charge particles from cosmic rays can have 
sufficient energy to do this. 
Besides the creation of soft errors. SEU can also cause latchup in a device comprising a 
four-layer SCR. The latchup mechanism is same as described in section 5.2.5 with only the 
origin of the triggering current different. Here. the single high energy particle imparting on a 
device may deposit enough charge in an n-type substrate or a p-type well and induce certain 
junctions to become forward-biased. 
Q = charges collected 
= QD+ QF+ QDI' 
Q = prompt drift component 
D 
Q = I' prompt funneling component 
Q delayed diffusion component 
Of 
Fig. 5.2: 
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5.3 Space environment [126-128] 
The space environment described in this section will be limited to the satellite orbits since 
it is the area interested by the satellite engineers. The intensity of radiation around the Earth 
is generally altitude-dependent and latitude-dependent. It is due to the geomagnetic field 
exerting an influence on the charged particle radiation near the Earth. The sources of natural 
radiation come from the geomagnetically trapped radiation. solar-flare cosmic radiation and 
galactic cosmic radiation. Each of them will be described in the following. 
The Earth's trapped radiation belts (Van Allen belts) were discovered in 1958 by Van 
Allen. Basically these consist of keV electrons and MeV protons trapped by the Earth's 
magnetic field. These belts occupy a distorted toroid about the Earth. lying in the plane of the 
geomagnetic equator. The energy and spatial distributions undergo both regular and irregular 
variations with time. The approximate time-averaged spatial distributions of high-energy 
protons (E > 100MeV) and low-energy electrons (E > 40keV) in the day-night plane (which 
is at right angles to the direction of the solar wind) is shown in Figure 5.3. These electrons and 
protons both surround the Earth in a distorted torus and are merely shown on opposite sides 
of the Earth for convenience. Figure 5.4 shows the general shape of the electron flux contours 
in the plane of the geomagnetic equator. It can be observed that the effects of the solar wind are 
quite apparent, compressing the trapped radiation belts on the sunny side and producing a long 
tail on the shadow side of the Earth. Within these belts. particle densities decrease 
exponentially with energy (i.e. with trapped energies extending up to 100MeV for protons and 
to 6MeV for electrons). see Figures 5.5 and 5.6. 
Another penetrating radiation is that from the few solar flares which eject chigh-energy 
protons and electrons and perhaps neutrons and heavier ions. For large solar flares, protons 
with energies up to 200MeV and electrons with energies up to 100MeV can be detected at the 
Polar regions of the Earth. This radiation dies away with a time constant of one to three days. 
The most damaging solar flare particles occur sporadically. Indeed. a single short-lived solar 
flare can produce most of the yearly fiuence of such particles. In estimating their fluence, 
probabilistic models depending on the solar cycle are used, and only long term averages are 
reliable. 
Galactic cosmic radiation are predominantly protons with lesser components of other 
relativistic charged particles all having energies extending indefinitely upward. The electron 
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Characteristics (?(the Trapped Radiation Belts 
Fig.5.3: Spatial extent of trapped radiation belts in plane normal to the solar wind [126] 
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Fig.5.4: Spatial extent of trapped radiation belts in plane of the solar wind [126] 
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Fig.5.5: Energy spectra of trapped protons in the equatorial plane versus L [127] 
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Element group Intensity Atomic 
Cat solar minimum) abundance 
(particles/ em 2 -sec) (%by number) 
Hydrogen (protons) 3.6 88 
Helium (alpha particles) 4 x Io-1 9.8 
Light nuclei (Li, Be, B) 8 x lo-3 0.2 
Medium nuclei (C, N, 0, F) 3 x 10-2 0.75 
Heavy nuclei (10 ｾ＠ Z ｾ＠ 30) 6 x lo-3 0.15 
Very heavy nuclei (Z ｾ＠ 31) 5 x 10-4 0.01 
Electrons and photons (E > 4BeV) 4 x 10-2 1 
Table 5.1: Comparison of charge distributions in galactic radiation [126] 
-----------------------------------------------· . 
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and alpha particles fluxes both are at least an order of magnitude less than the proton flux, 
whilst the combined flux of all the heavier ions is down about another order of magnitude 
again. Table 5.1, illustrates the comparison of charge distributions in cosmic radiation. The 
integral energy spectra for the various nuclear components of the galactic radiation are shown 
in Figure 5.7. It is found that the proton and alpha particle energy spectra are dependent upon 
solar activity. 
5.4 Radiation hardness requirements 
Determination of the radiation hardness requirements of the components used in a 
spacecraft is a complicated task. It depends on the satellite orbit; satellite lifetime and the 
thickness of shielding [128]. For each particular orbit. one can determine the space environment 
by integrating environmental models which give the particle-flux spectra as a function of 
geomagnetic coordinates. Then a graph of total ionising dose (TID) in rad or bulk damage 
equivalent fluence (BDEF) in e/cm2 (which results from the specific environment penetrating 
the mechanical shielding of the spacecraft structure) as a function of shield thicknesses can be 
established. Such graphs are shown in Figure 5.8 to Figure 5.11 and the radiation hardness 
requirements can be determined from them. 
Figure 5.8 and 5.9 show the curves of total yearly dose through a spherical aluminum 
shield versus shielding thickness for the geostationary orbit and a typical 12-hour elliptical 
orbit (Molniya type) respectively. Aluminum shield is used because it has a low mass area 
density. At synchronous orbit, the effect of trapped protons is negligible whilst that of 
bremsstrahlung is dominant. (Bremsstrahlung radiation occurs due to the stopping energetic 
electrons. In the bremsstrahlung interaction. a primary incident electron colliding with a 
nucleus of the shield material has some or all of its energy converted to a photon of gamma 
ray continuing in the forward direction.) At 12-hour elliptical orbit. since the spacecraft passes 
through the Van Allen radiation belts. the contributions of both trapped electrons and protons 
to total dose is significant whilst that of bremsstrahlung and of solar protons are relatively 
less important than in geostationary orbit. It must be noted that the exponential dependence of 
dose rate on shield thickness results in the thin spots in the shield dominating the dose. 
Figures 5.10 and 5.11 show curves of the annual bulk-damage-equivalent fluence (BDEF) 
in DENis (1MeV damage-equivalent normally incident electrons) corresponding to the two 
orbits discussed above. At geostationary orbit. solar protons dominate the BDEF. this reflects 
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Fig5.8: Ionising dose in geostationary orbit [128] 
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Fig5.9: Ionising dose in 12-hour elliptical orbit [128] 
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SHIELD THICKNESS 
Fig5.10: BDEF in geostationary orbit [128] 
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that electrons contribute lesser to the bulk damage. As expected. trapped protons dominate the 
BDEF at 12-hour elliptical orbit. 
The data from the above graphs is used as a reference to estimate the radiation hardness 
requirements of the components used in the future on-board processor. Using a nominal shield 
thickness of 0.1 inches (2.54 mm) aluminum. the 10-year TID is 0.5 MRad(Si) and 1 
MRad(Si); whilst the 10-year equivalent fl.uence are 4 x 1013 e/cm2 and 4 x 1014 e/cm2 for the 
geostationary and elliptic orbit respectively. Assuming a neutron/electron displacement 
damage factor of 0.01 [122]. these BDEFs correspond to a neutron :fluences of 4 x 1011 
n(1MeV)/cm2 and 4 x 1012 n(1MeV)/cm2 respectively. Hence. components hard to 1MRad(Si) 
and 4 x 1014 e/cm2 Cor 4 x 1012 n/cm2) can be used without much concern on 10-year missions. 
For those lesser hard components. thicker shields are required. However. parts which fail 
below 50 kRads are unacceptable because shield mass will become excessive. 
5.5 Radiation hardness of bipolar family 
The type of radiation damages to semiconductor has been reviewed in the previous 
section. However. different type of semiconductor technologies will exhibit different extent of 
resistance to each type of radiation damages and the theme of the following few sections is to 
explore this area. For each family of technologies. the general radiation hardness is first 
introduced and then. the hardness of a particular technology in that family is mentioned. 
5.5.1 General characteristics [123] 
i) Total dose hardness [129, 249] 
As mentioned in section 5.2.3, as a consequence of total dose radiation. positive charge 
will be trapped in the semiconductor. For bipolar devices. the charge deposited near the 
emitter-base junction is of critical importance and it results in enhanced recombination of 
minority carriers in the base (increased base current) with a decrease in the current gain. 
Moreover. the trapped charge in the oxide can alter the shape of the emitter. base and collector 
regions and thereby induce increases in the leakage currents. Bipolar linear ICs will be more 
sensitive to these changes in electrical properties of bipolar devices than bipolar digital ICs. The 
bipolar family is regarded as hard in terms of total dose radiation. Typically. digital ICs are 
capable of withstanding doses in excess of 106 Rads(Si) whilst for linear ICs. the value is 
50kRads(Si) to 100kRads(Si) depending on the individual designs and fabrication processes. 
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ii) Transient upset hardness 
Under transient irradiation. photocurrents generated will flow across the collector-
substrate in bipolar structure. Function fails if this current is too large. The dose rate at 
which bipolar family can survive is typically 107 to 109 Rads(Si)/s. 
iii) Neutron/heavy ions hardness 
Neutron/heavy ions radiation reduces the current gain of the basic bipolar transistor 
structure by degrading the minority carrier lifetimes. It is this phenomenon that is primarily 
responsible for the susceptibility of bipolar processes to degradation during neutron irradiation. 
For digital devices. the hardness is from 1014 to 1015 n(1MeV)/cm2 • Linear devices range in 
hardness from 1012 to 1014 n/cm2• These differences are primarily attributed to the extent to 
which high beta transistors are utilised in the implementation of the various linear devices. In 
the space environment. the neutron/heavy ions fluence is less than these levels. hence. this type 
of radiation damage is not important. 
iv) Latchup 
As mentioned before (section 5.2.5). some criteria need to be satisfied before the parasitic 
SCR structure inside a device can be triggered to cause the latchup. The SCR structure inherent 
in the bipolar devices cannot be triggered easily and thus bipolar family is generally less 
susceptible to latchup. 
v) Single event upsets 
Bipolar devices are rather soft in this aspect [191. 243. 244]. Test results indicate that 
bipolar logic devices such as standard TTL. low power TTL and LSTTL series have a soft error 
rate of the order of lo-s error/bit·day in the geostationary orbit. More advanced devices such 
as ALS. AS and FAST series are even softer; their error rate is at least an order of magnitude 
higher than the earlier devices [244]. 
Within the bipolar family. I2L technology is relatively hard. eg. the error rates of the 
same device (Fairchild 9407) using TTL and I2L technology are 1.2 x 10-3 and 8.3 x 10-6 
error/bit·day in the geostationary orbit [191]. Other 12L devices are also found to have this 
degree of hardness. However. the SEU hardness depends on the type of circuits: the limited test 
data suggests that AID converters are more SEU susceptible than D/ A converters [243]. The 
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threshold LET for D/ A converters is 15MeV·cm2/mg whilst it is less than 5MeV·cm2/mg for 
AID converters. 
5.5.2 Some common logic families 
i) Emitter coupled logic (ECL) 
ECL is intrinsically hard to space radiation. It is immune to latchup and has a neutron 
hardness of > 1015 n(1MeV)/cm2 • total dose hardness of 107 Rads(Si) and transient upset 
hardness of 5 x 108 Rads(Si)/s. For example. the ECL gate array from Fairchild and Applied 
Micro Circuits Corp. (AMCC) were reported to be radiation hardened without adopting any 
hardening processes [171]. The Fairchild FGE series gate arrays can operate within functional 
specifications after total doses of 1 MRads(Si) and can withstand 5 x 1010 Rads(Si)/s transient 
radiation. whilst the ECL arrays from AMCC can tolerate a total dose of 7 MRads(Si). 
ii) Integration injection logic (12L) [137, 139] 
I2L has a neutron hardness of 1014 n(1MeV)/cm2 • total dose hardness of 106 Rads(Si) and 
transient upset hardness of 109 Rads(Si)/s. Also, it is immune to latchup. Although it is hard 
enough for space application, it is less harder than ECL or other bipolar technologies. This is 
primarily attributed to the increase in npn and pnp base currents due to increased hole 
injection into the epitaxial layer and the substrate and increased recombination in the emitter-
base depletion region during neutron or total-dose irradiation. In addition. the lateral pnp 
collector current will decrease substantially when the hole diffusion length becomes 
comparable to the pnp basewidth at high fiuence levels. These effects result in higher power 
consumption and eventual logic circuit failure when the effective gain per collector falls to 
unity. 
iii) Integrated schottky logic (ISL) [137] 
ISL has similar hardness to the 12L because the lateral pnp transistor still exists in ISL 
structure. Raytheon Semiconductor are the firm using this logic circuits to fabricate its 
radiation hardened gate arrays. 
iv) Schottky transistor logic (STL) 
STL is a harder than STL and ISL owing to the absence of the lateral pnp device. 
- 196-
Experimental results show that it can also reach the Megarads hardness level [138]. 
5.5.3 Isoplanar bipolar process [139,140] 
Many recently advanced bipolar microcircuits use the isoplanar process (refer to section 
4.1.1) to achieve higher packing density. Unfortunately. in 1982. it was found that these 
circuits failed total dose testing at unusually low levels for a bipolar technology. The total 
dose failure level ranged from 10k to 100kRads(Si). The problems with total dose failure in 
this type of bipolar circuit were reported in 1983 papers [139.140]. after these microcircuits 
have been on the market for 5 to 10 years. 
Referring to Figure 5.12. the failure is mainly caused by the trapping of positive charges 
at the oxide interface. as a result of total dose irradiation. These trapped charges can lead to 
a) inversion of the p-type Si at the bottom of the recessed oxide causing buried layer to 
buried layer leakage. 
b) inversion of the p-type base region along the sidewall of walled emitter npn transistor 
causing collector-emitter leakage. 
c) large increase in base sidewall current density due primarily to fast interface states causing 
gain degradation in transistor. 
The low total dose failure level makes this type of bipolar devices unsuitable for space 
applications unless the fabrication processes are modified to avoid the above failure 
mechanisms. 
5.5.4 Hardened bipolar technology 
Bipolar devices are generally more resistant to displacement damage and higher neutron 
hardness requirement can be achieved by minimising the base width so that lesser minority 
carriers recombination occur in the base. The ionising radiation hardness requirements are 
achieved by using high surface concentration p-diffusions and dielectric isolation. Also the 
dielectric isolation process eliminates the parasitic SCR formed by conventional bipolar 
fabrication techniques and thus precludes transient induced latchup. However. dielectric 
isolation is a very difficult process and tends to provide very low units-per-wafer yields. This 
type of hardened bipolar can have a neutron hardness of 1015 n(1MeV)/cm2• total dose 
hardness of 107 Rads(Si) and transient upset hardness of 108 to 109 Rads(Si)/s. 
Since the discovery of the radiation softness of isoplanar bipolar process. considerable 
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Fig. 5.12: showing earlier isoplanar process 
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study was conducted to explore the basic mechanisms of hole trapping and interface state 
generation in bipolar recessed field oxides. The results provide information for techniques to 
increase the total dose failure level [141]. It was found that the elimination of all metal paths 
(at or near Vee volts) over critical buried layer to buried layer channels could raise the failure 
dose by a factor of 2-2.5; also doubling the buried layer to buried layer spacing could increase 
the failure dose by an additional factor of 4 to above 100kRads(Si). The best technique for 
increasing failure dose is to incorporate a buried channel stop with high implant dose. A failure 
dose of 170k.Rads(Si) can be achieved just using this technique. 
Nowadays. techniques to harden the isoplanar bipolar process have been developed by 
some companies such as Honeywell and Texas Instruments. Honeywen·s third-generation 
VHSIC bipolar technology. VDB-III. is a 1.25 p,m process based on nonwalled-emitter 
structures surrounded by a lightly doped base (Fig.5.13) [142]. This is an oxide-isolated 
process. in which a channel stop implant is used to provide a heavily doped p-region between 
adjacent devices. This channel stop region helps to prevent buried layer to buried layer leakage. 
Furthermore. nonwalled emitter structure is adopted in this process so that the collector-
emitter leakage path is removed. To enhance the radiation hardness. Honeywell added two 
steps to its basic process. Backside-gettering of the bare wafers prior to initial oxidation and 
neutron-irradiation after metallisation. Gettering ·puns· the defects in the silicon crystal lattice 
below the active base area of the transistors. Both of these operations induce a great number of 
recombination sites. reducing the majority-carrier lifetimes of electrons in the substrate. The 
recombination sites serve to reduce buried layer substrate photocurrents during a radiation 
event. As a result of these steps. this process can withstand a total dose of 1MRads(Si). a 
transient dosage of 109 Rads/s for a 20 ns pulse and a neutron dosage of 1015 n/cm2 
Honeywell have used this process to develop arrays for military applications that require 
circuits densities ranging from 10k to 70k gates and clock rates from 50 to 100 MHz. The first 
array is the HVM10000. a 10k-gate array implemented by CML technology. Typical 
propagation delay and power of this array range from about 1.5 ns and 1.3 m W per gate for a 
low-drive. low-power application with a fan-out of 1 and a fan-in of 6. to 580 ps at 4 m W for 
a high power. high drive application with a fan-in of 3 and a fan-out of 16. 
Texas Instruments• 2 p,m Impact process (based on recessed oxide technology) can 
improve the packing density. increase the speed. and reduce the power consumption of ｾｯｭｰｬ･ｸ＠
bipolar digital devices. Using techniques quite similar to those adopted by Honeywell. TI have 
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successfully enhanced the hardness of this process. For instance. the non-walled emitter 
structures and the heavy p+ doped channel stop were utilised. The first product fabricated by 
this modified Impact process is a STL gate array. STL2000. The test results indicate that the 
STL2000 is fully functional at up to 8MRads(Si); withstand a neutron dosage of 1015 
n(1MeV)/cm2 and transient upset levels are expected to exceed 5 x 1013 Rads(Si)/s for a 1 p,s 
pulse [143]. 
5.5.5 Summary 
Conventional bipolar technology is quite hard and can meet the radiation hardness 
requirements for space applications. However. the latest advanced bipolar devices are usually 
fabricated by the isoplanar process whose total dose failure level can be as low as 10kRads(Si). 
Hence. unless special radiation hardened techniques are included in the isoplanar process. these 
advanced bipolar devices cannot meet the hardness requirements for space applications. 
5.6 Radiation hardness of metal oxide silicon (MOS) family 
5.6.1 General characteristics 
i) Total dose hardness [129] 
MOS devices are generally more susceptible to total dose induced damages because their 
operation is strongly dependent on the gate oxide. As mentioned in section 5.2.3. ionising 
radiation can create interface states and trap space charges in the silicon oxide which lead to a 
reduction of both transconductance and channel conductance and also a shifting of threshold 
voltage in MOSFETs. The total ionising dose response of MOS devices is a very complicated 
process because it is dependent on the type of oxide. thickness of oxide. dose rate. bias. 
temperature and the level of exposure. Furthermore. the annealing effect has added another 
degree of complication in the testing problem. Many researchers have studied and modelled 
these effects [143-152] but much work is still needed to investigate some uncertainties and to 
clarify the problems. 
It is generally believed that there are four distinct time-dependent processes occurring 
when MOS devices are irradiated with ionising radiation. The first one is hole generation; the 
second one is the annealing of the trapped holes. The third one is the generation of interface 
states whilst the last one is the annealing of interface states themselves. These processes will 
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result in the shifting of the threshold voltage (Vth) of the MOS transistor; the net threshold 
shift is the algebraic sum of the voltage shift caused by the trapped holes, and the trapped 
charge by the interface states. Since each of the four processes occurs on a different time scale, 
the characteristic effects in the device response also vary with time. 
Hole generation is believed to occur at in time scale of milliseconds. During ionisation. the 
electrons generated are rapidly swept out of the oxide by any fields present (internal or 
applied). The holes remained cause a negative shift in the MOS device threshold voltage. At 
low temperature (77 K), these holes are immobile and remain frozen in place in shallow traps 
near their point of generation. The hole distribution is essentially uniform across the oxide. 
However, at room temperature. these holes will move under the influence of the applied bias to 
either the gate or the oxide-silicon interface. Under negative bias. the holes transport toward 
and are trapped near the gate where they can have little or no effect on the threshold voltage. 
Under positive bias, the holes proceed toward the silicon substrate. They will eventually 
encounter a distribution of hole traps occurring within 5-10 nm of the interfaces. A fraction of 
the holes are captured by these traps and the remainder continue into the silicon and are 
recombined and thus the threshold voltage shift is decreased. The time scale of the transport 
1 
process varies with the oxide thickness. L. as L (l( • For gate oxides. a typical value for a is 0.25, 
which leads to an L 4 dependence for the transport time scale upon oxide thickness. Hence. in a 
thin ( < 100 nm) gate oxides, fast transport of the holes through and out of the oxide is 
responsible for the rapid recovery of MOS devices from short-pulse total dose radiation 
damage. 
The buildup of trapped holes is linear with dose up to around 1MRads(Si), and then 
saturates at higher dose as the available hole traps are filled up. 
The hole annealing process is caused by electrons compensating, or annihilating. trapped 
holes. The time scale is from seconds to years. This process tends to reduce the trapped positive 
charges and thus to reduce the negative threshold voltage shift. One source of electrons is from 
the tunneling of electrons from the silicon into the oxide. Depending upon the elapsed time 
after irradiation and the applied bias across the oxide. the tunneling distance may be 2.5 to 5 
nm. Hence. the tunneling process can prevent trapped hole accumulation in very thin gate 
oxides. Another source of electrons is the photo-electrons produced in the oxide by the ionising 
radiation. 
-- ----- --- ------
-- -- - ------ - -------- ---------------..., 
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The interface state buildup is believed to occur at a time scale which ranges from seconds 
to times which may be in the order of years. In MOS devices. the interface states contribute a 
negative oxide charge and cause a position shift in the threshold voltage. In PMOS devices, they 
contribute a positive oxide charge and cause a negative shift in the threshold voltage. One type 
of interface state is identified to be the trivalent silicon at the oxide-silicon interface. The 
formation of these interface states is still being investigated but two main physical models 
have been proposed. The first is that as holes are transported to the interface. hydrogen ions 
may be released and drift to the oxide interface where they interact producing the interface 
states. Another model is a two-stage process. The generated holes are transported to the 
interface and are trapped. In the second stage. some trapped holes can break the silicon-oxygen 
bond resulting in a positive charge centre. An electron from the silicon may tunnel into the 
positive charge centre. resulting in an interface state and a nonbridging oxygen bond. 
It has been found that the time dependence of interface-state generation in metal and 
silicon gate MOS devices is different. For metal gate devices. there is a significant 'prompt" 
component of interface-state buildup and followed by a slow build of interface states. which is 
still increasing at 800 seconds. For silicon gate devices. interface state generation begins with 10 
ns after a pulse of radiation and is more than 50% complete by 1 second. This difference 
suggests that there are different mechanisms responsible for the interface states buildup in 
these devices. 
Similar to the trapped holes. the interface states are found to increase linearly with dose 
up to about 1MRads(Si) and then sublinearly at high doses. In addition. the number of 
interface states produced is found to depend on oxide type. thickness. growth temperature and 
gate bias. It is interesting to note that for very thin oxides ( < 12 nm). the rate of increase in 
interface state with radiation is substantially smaller than would be extrapolated from the 
power law behaviour of the thicker oxides. The reason for this may be due to the fact that 
trapped holes tunnel out of the thin oxide before conversion of the holes to interface state can 
occur. 
The interface state · buildup can cause super-recovery (rebound) of the gate threshold 
voltage; i.e. the gate threshold voltage recovers to a value that is substantially greater than the 
pre-irradiation value. Thus. at moderate-to-long time periods after irradiation. or under low 
dose rate irradiation. a net increase in the threshold voltage occurs which is opposite to the 
initial negative shift that is observed at short times. When this effect occurs. the total dose 
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response depends on dose rate in a complicated way. Figure 5.14 illustrates an example of the 
dependence of circuit failure level on dose rate of a n-channel device. At low dose rates, the 
circuit failure is caused by positive threshold voltage shifts because there is sufficient time 
allowing the complete recovery. As the dose rate increases, recovery is less complete because 
the irradiation time is shorter, and the initial negative shift is partially compensated by the 
positive shift. Thus. the circuit failure level is increased. At high rates. the negative shift 
becomes large enough to cause failure before recovery can occur; and hence the failure level 
falls abruptly. The peak in the dose rate response is the point where the two competing 
mechanisms contributing to the shift in threshold voltage can exactly compensate each other. 
This dependence of total dose response on dose rate has significant impact on the testing of 
MOS devices. In order to save time, manufacturers usually perform the total dose testing with 
high dose rate radiation source and only simple post-irradiation measurement is taken. Hence, 
these tests may result in an wrong estimation of device hardness for the space environment 
where the dose rate is low, about a few Rads(Si)/hr. Electronic parts which would actually 
exceed mission total dose requirements _in the space environment may be rejected. Buchmans et 
al. [150] proposed a hardness assurance procedure which can predict the degradation of certain 
CMOS devices in the space environment based on results of total dose testing at high dose rate. 
The annealing of interface state is believed to occur at long times after exposure at room 
temperature and this annealing will reverse the effect of the interface state charge. At present, 
this aspect is not widely studied and no papers were found to report the work in this matter. 
The above discussions has already mentioned that surface damage to the MOS devices can 
cause shifts in the threshold voltage. Another problem induced by the surface effects is the 
creation of leakage current as shown in Figure 5.15. An inversion layer under the field oxide is 
formed between n+ source/drain and n- substrate and a leakage current is allowed to :flow 
between them. Ultimately. the devices fail to operate properly. 
The total dose hardness of MOS devices range in 500 Rads(Si) and 1 MRads(Si) because 
many hardening processes have been introduced to improve the hardness of them. 
ii) Transient upset hardness 
The effect of transient radiation is to cause photocurrents to flow across the p-n junction 
and this can indeed upset the logic. For instance. it will cause 'soft error' in the memory 
devices. Generally. the range of transient radiation hardness level of MOS devices also vary 
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widely, from 106 to 1011 Rads(Si)/s. 
iii) Neutron hardness 
The main consequence of the displacement damage caused by neutron irradiation is the 
shortening of minority carrier lifetime. Since MOS devices are majority carriers devices and 
thus they are much harder than the bipolar devices in this aspect. In general. within the MOS 
technology, resistance to neutron irradiation rat;tging from 1015 to 1016 n(1MeV)/cm2 can be 
expected. 
iv) Single event upsets 
MOS devices exhibit higher SEU resistance than bipolar devices. Amongst the logic device 
families, CD4000 CMOS, HC and HCT series are the hardest in terms of SEU tolerances [191]. 
Their error rates in the geostationary orbit are of the order of 10-6 to 10-7 error/bit·day. Even 
the latest advanced CMOS logic devices, the AHCT series. illustrate this high degree of 
resistance to SEU [244]. NMOS devices are the softest in the MOS family, for example. the 
error rate of NMOS memories are generally one or two orders of magnitude higher than their 
CMOS counterparts. More detailed discussion on the SEU susceptibility of MOS memory 
devices will be included in later sections. 
5.6.2 Latchup and its control [153-160,153] 
It was mentioned in section 5.2.5 that latchup occurs when four conditions are met. First, 
the two parasitic transistors forming the SCR structure must be forward-biased. Second. the 
product of the transistor gains must be sufficient to allow regenerative feedback. and third the 
external power supply must be able to supply the large current. Finally, there is a minimum 
latchup trigger time for which the stimulus must be present in order to latch the circuit. Once 
a device is latched. large current will be drawn from the supply until the device self-destructs 
or the power supply is removed. Amongst all the technology. CMOS devices have the highest 
proneness to this problem. Especially. in this VLSI era. as down-scaling of devices continues, 
the probability of latchup occurring will also increase. It is because the smaller dimensions 
shrink the base region which will increase bipolar transistors gain. Also. the time needed to 
turn on the SCR device decreases roughly with the square of the scaling factor [156]. 
CMOS devices are prevalent in most of the today or foreseeable future electronic circuits 
and hence the ways to avoid latchup or at least to circumvent its effects must be investigated. 
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These methods include current limiting; supply current monitoring; the use of special parts: 
novel processing techniques and layout designs (153,154.246]. 
One obvious way to prevent latchup is to current limit the parts to below the latchup 
holding current. This is accomplished by connecting a resistor between the part and the supply. 
The resistor values are chosen so that the possibility of latchup is minimised without 
interfering the normal operation of the circuit. This method is simple and is effective for CMOS 
parts not operating at very high frequency. For instance. tests on CMOS CD4XXX series 
devices showed that latchup holding currents were generally greater than 60 mA whilst they 
usually consumed less than 10mA. This approach can only be implemented for parts having a 
large difference between the normal power supply current and the latchup holding current: and 
hence a large data base on the part's latchup characteristics are required. 
As the latchup condition is approached, the current from the power supply rises sharply. 
This can be sensed by some circuitry and the supply to the device can be cut off before 
permanent damage is done. This is achieved by fast-acting. resettable electronic fuses. which 
have a cut-off speed of the order of milliseconds. Such protection is evident in the AMPTE UK.s 
satellite [161]. Once the power is removed. the device will anneal itself because holes and 
electrons will drift under the influence of local fields. or will recombine and therefore no 
longer be present 'within the substrate. The success of this technique relies heavily on the speed 
of removing the power and the extra circuitry will add weight penalty. Also. it is sometime not 
practical to turn off the electronics momentarily for certain subsytems. 
A reliable way of avoiding latchup is to select those parts which are known to be latchup 
free such as dielectrically isolated (DI) or CMOS/SOS devices. In DI technology, each transistor 
is in its own DI tub which isolates it from every other transistor. Thus. the SCR paths are 
eliminated and latchup cannot occur. For devices built on insulating substrate such as 
sapphire. the parasitic transistors are absence and latchup is not possible. Although this 
approach is effective. there is a limited selection of these special types of component and the 
method is not possible in all cases. 
The avoidance of latchup can be achieved by modifying the fabrication process to reduce 
the minority-carrier lifetime in the substrate as well as the gain of the parasitic transistors. 
This is done by placing an obstruction in the substrate which inhibits the carrier mobility and 
thus enhances recombination. Irradiation of the device by fast neutrons creates defects in the 
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crystal lattice that serve as the obstructions. By this method. the gains of the transistors are 
reduced to the extent that their product cannot exceed unity. The fluence required to achieve 
this in the CD4XXX/54CXXX is around 1014 n(1MeV)/cm2 at energies of the order of 0.1 
MeV; bombardment is done at the wafer stage [157]. Since heat may remove the neutron-
induced traps. subsequent high temperature processing must be controlled carefully. 
Another technique is that of gold doping in which gold atoms are diffused into the 
substrate in a concentration of the order of 1015/cc. [158]. 
The above two methods can mitigate latchup but the MOSFET leakage current is 
increased. Also. Ochoa et a1.[159] estimated that these methods were not effective for devices 
smaller than 3 p.m. A fluence of 3-5 x 1015 n(1MeV)/cm2 may be required which is 
unacceptable because it requires long exposure times (up to 16 hours) and is accompanied by 
total gamma dose in excess of 100kRads(Si). For gold doping. the practical gold densities are 
1016/cc. 
There are some novel processing techniques which can reduce or eliminate latchup. For 
example. reducing the substrate resistance and the well resistance values. (which forms the 
base-emitter junctions of the parasitic bipolar transistor). would necessitate increasingly larger 
trigger currents to bias the base-emitter junctions sufficiently for turn-on. A technology to 
accomplish this idea is the use of an epitaxial layer on a highly doped substate. Harris has 
utilised this technique to eliminate latchup in its radiation-hardened devices. As shown in 
Figure 5.16. the lightly doped n-epitaxial layer provides a low resistivity shunt resistor to 
prohibit the SCR device from sustaining latchup. The thickness of this epi-layer is important as 
thicker layer will increase its resistance and the method becomes ineffective. Hence. close 
control of fabrication process is required. 
Substrate resistance can also be reduced by the use of a highly doped (p+) buried layer 
under the well of the CMOS devices. This technique is quite effective because it also reduces the 
minority-carrier lifetimes in the base of the parasitic transistors. 
Layout parameter optimisation offers an alternative method of increasing latchup 
hardness. Increasing the number of power supply contacts increases latchup immunity because 
current density and thus potential gradients are decreased in the structure. Also, the closer 
these contacts are to the source and drain of the MOSFETs. the more effectively they reduce 
latchup susceptibility. It is because the potential drop between contact and source/drain is 
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Fig.5.16: a model of SCR structure in the epi-CMOS structure 
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smaller and the chance to turn on the parasitic bipolar transistors is then lower. 
The above paragraphs have indicated that it is very promising for the manufacturers to 
fabricate devices which are latchup free or at least having high latchup immunity. For devices 
proning to latchup, current limiting or current monitoring can be utilised to overcome the 
latchup problem. 
5.6.3 NMOS technology [147 ,163] 
The principal total dose effect for MOS devices is a negative shift in threshold voltage. due 
to the trapping of positive charges in the gate oxide. For instance, the threshold voltage of an 
n-channel enhancement mode transistor will shift toward zero until eventually the transistor 
can no longer be turned off, i.e. becomes a depletion mode transistor. Even if the threshold 
shift is not so large to convert the mode of the transistor. both the off-state leakage current 
and the on-state drive current increase. The initial threshold voltage shift is gradually reduced 
as a result of interface states buildup. Sometimes. the rebound effect can cause a net positive 
shift in this threshold voltage which will degrade the speed performance of the device. 
This threshold voltage shift is dependent on the bias condition. If the n-channel devices 
are biased 'on' (or positive) during the irradiation. tte generated holes will be transported 
toward the oxide-silicon interface and cause a relatively large trapped hole space charge 
buildup there. This leads to a larger negative shift in the threshold voltage. Also. a smaller 
percentage of the trapped holes can be converted to interface states in the 'ON' device than the 
'OFF' device. It is because the only source of electrons to annihilate the holes are the radiation 
produced electrons on the oxide-silicon interface side of the trapped holes or the electrons in 
the silicon which may tunnel into hole traps near the interface. Thus. if there is no rebounding 
effect during annealing. unpowered n-channel devices are more resistant to ionising radiation. 
However. as process technologies change and gate oxides become thinner. the negative threshold 
voltage shifts caused by trapped charges have been minimised and the rebound effect dominates 
the postirradiation response. Very often. the worst-case postirradiation response occurs when 
the device is irradiated with zero-biased and annealed with positive-biased [239]. Hence. a 
device unpowered during irradiation does not necessarily have higher radiation tolerances. 
Another problem caused by ionising radiation is the positive charge buildup within the 
field oxides. This can turn on normally inverted silicon beneath it and allow undesirable 
leakage currents to fiow. For example. when those leakage currents occur adjacent to an active 
-- - -- ------------------------------------, 
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n-channel transistor. the transistor appears to be turned on permanently. This is very often the 
primary cause of circuit failure. 
Unhardened NMOS devices are unusable for space application because the total dose 
hardness is less than lOkRads(Si) and transient upset level is 10-6 Rads(Si)/s. With advanced 
processing techniques. (including optimising the gate oxide and field oxide growth conditions, 
the gate oxide thickness. the deposition of gate electrode and the high temperature cycles after 
the growth of gate oxide layer), hardened NMOS devices can reach 50k to lOOkRads(Si). 
NMOS is immune to latchup because of its absence of the SCR path. 
5.6.4 PMOS technology [147] 
Similar ton-channel devices. p-channel devices also suffer negative threshold voltage shift 
under ionising irradiation. The threshold voltage of a p-channel enhancement mode transistor 
is already negative and thus the added negative threshold voltage shift will further increase 
the threshold voltage of the p-channel device (Fig. 5.17). This leads to the reduction of the 
on-state drive current. If it is biased 'ON' (or negative) during irradiation. the holes are pulled 
toward the gate electrode and thus have little effect on the threshold voltage shift. Only the 
few holes produced very near the semiconductor interface have the possibility of being trapped 
there and then annihilated to produce interface states. Thus. powered p-channel devices are 
much more resistant to ionising radiation. There is no rebound effect in PMOS devices because 
the interface states carrying the positive charges can only further shifting the threshold voltage 
in the negative direction. Since PMOS devices are generally obsolete, the typical hardness of 
them cannot be found from the published reports. 
5.6.5 Silicon gate versus metal gate devices [153] 
In ICs fabrication. Si-gate devices provide higher density. higher speed and simpler 
fabrication procedures and thus are preferred over metal gate devices. However. their radiation 
hardness is generally poorer than the metal-gate devices. In metal-gate technology. the gate 
oxide is grown near the end of the process. However, in the silicon gate technology. it is grown 
early in the process to permit self-alignment of sources and drains and is subject to many high 
temperative processing steps. The characteristics of the oxide is then different and it is found 
that the numbers of trapped positive charges and interface states are often larger than those in 
the metal-gate devices. For n-channel devices. the threshold voltage shifts caused by these two 
components are of opposite sign and compensate each other. resulting in a small net shift. For 
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p-channel device. these shifts are in the same sign and generally result in a large shift. The 
effects of different processing steps on the Si-gate oxide have been investigated by many 
researchers and nowadays the hardness of Si-gate devices can be as high as the metal-gate one 
through careful process control. 
5.6.6 CMOS technology [164,165] 
A CMOS device consists of n-channel and p-channel device which are susceptible to 
ionising radiation damages and hence there is no exception for CMOS device as well. The total 
dose induced circuit failures include excess leakage current in the off-state n-channel devices 
and/or insufficient drive in the on-state p-channel devices. Also. the threshold voltage shifts 
are more severe for on-state n-channel devices and off-state p-channel device during 
irradiation. These effects can induce logic-level failures and timing failures in the CMOS 
devices. Logic-level failures occur if n-channel leakage currents coupled with reduced p-
channel drive prevent the signal at a critical node from reaching a valid high logic level. Also. 
the reduced p-channel drive capability will lead to a degradation of low-to-high transitions 
and cause timing failure. 
Transient ionising irradiation can cause latchup in CMOS devices and this problem has 
been discussed in section 5.6.2. Another failure mechanism caused by transient radiation is in 
the form of high currents collected on the supply lines. If the current passing through a 
circuit"s metal interconnect is too large. the result is a ·rail-span collapse·. i.e. a collapse of the 
supply across the entire IC rather than just certain nodes. 
Conventional CMOS devices are not suitable for use in a high radiation environment. 
Generally. their total dose hardness can be as low as 3kRads(Si) and transient upset hardness 
is about 3 x 107 Rads(Si)/s. They are not susceptible to neutron irradiation but are prone to 
latchup. For example. the 54HCXXX CMOS logic family from Motorola and N.S. were reported 
to have a total dose failure of 20K to 40kRads(Si) [166]. Table 5.2 lists the radiation testing 
results of Plessey"s current 2 p,m CMOS devices. These products are already harder than some 
other CMOS devices but are still not very suitable for space applications. 
The latest high speed CMOS ICs adopt new design methods such as thin gate oxides and 
short channel lengths which not only enhance their performance. but also increase their 
radiation tolerance. The FCT family of CMOS logic devices is representative of these new 
CMOS technologies and its radiation response was first reported by H. Yue et al. [248]. The 
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Total dose A particular commitment of the 6000-gate 
array has been irradiated at doses up to 
20kRads(Si). Functionality was maintained 
but with increased leakage current. 
Dose rate Circuits have been subjected to pulsed irra-
diation up to 8 X 108 Rads(Si)/sec without 
inducing latchup. 
Neutron fluence Satisfactory up to 1 X 1012 n(1MeV)/cm-2 
Table 5.2 Radiation test results on Plessey 2,am CMOS [65] 
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FCT CMOS family studied by them was based on an enhanced dual-well CMOS process called 
CeMOS developed by Integrated Device Technology (IDT). Test results indicate that they are 
harder than the other earlier CMOS families. The dominant total dose failure modes are V1L 
and Icc shifts whose total dose failure levels are 62kRads(Si) and 52.7kRads(Si) respectively. 
Dose rate tests observe minimum upset levels of 6.2 x 108 Rads(Si)/s and latchup is observed 
at about 109 Rads(Si)/s level. 
5.6.7 Hardened CMOS teclmology [24 7] 
CMOS is the best candidate for VLSI technology and the great demands of radiation 
hardened integrated circuits in the military and space sectors has accelerated the development 
of hardened CMOS technology. especially in the U.S.A. Table 5.3 shows some of the hardened 
CMOS products available. 
If hardened devices can be manufactured. it is important to have some standard or 
recognised ways to assure the hardness of these devices. In 1975. the U.S. Defense Nuclear 
Agency (DNA) started a Formal Hardness Assurance Program for Electronic Parts [167]. Their 
first objectives were to develop the standard test methods for measuring the radiation response 
of the electronic parts and for measuring the radiation dose. Nowadays. they have 
accomplished the introduction of radiation-related test methods into MIL-STD-883 (Military 
Standard Test Methods and Procedures for Microelectronics) and into MIL-STD-750 (Military 
Standard Test Methods for Semiconductor Devices). Another important accomplishment of the 
hardness assurance program is the development of a scheme for radiation hardness assured 
MIL-STD devices. As shown in Table 5.4. two letters designators are used to specify four 
hardness assurance levels. These designators are printed on the part to provide a visible 
identification of the radiation hardness assurance level. 
To harden the CMOS devices. the major concerns are the gate and field oxide. The 
radiation sensitivities of gate oxides have been studied intensively by many researchers. It has 
been found that hardened gate oxide can be obtained through special processing techniques such 
as thinner oxides. drier oxides. lower temperature fabrication processes and threshold voltage 
target shifts. By reducing the gate oxide thickness. the amount of trapped charges is reduced 
and thus reducing the amount of threshold voltage shift of the transistors. However. it cannot 
be reduced too much because it will give a high gate capacitance and a low breakdown voltage 
of the oxide. For example. Matra Harris increase their CMOS hardness to 50kRads(Si) level by 
-214-
Company Product and Technical Radiation hardness 
Technology Specifications data 
Honeywell HC7000R typ. delay: 2.2ns total dose: lMRads(Si) 
1.5,u.m CMOS power: 5,u.W/gateiMHz 
DLM complexity: 7k gates 
Fairchild FGC series typ. delay: l.lns total dose: lMRads(Si) 
2,u.m CMOS power: 20p,W/gate/MHz dose rate: 5 x 108 Rads(Si)/s 
DLM complexity: 8k gates 
Matra Harris MA series typ. delay: 2ns total dose: SOkRads(Si) 
3,u.mCMOS power: 25p,W/gate/MHz latchup cross section: 6 x to-5 cm2 
SLM complexity: 1.2k gates 1.2 to 1.6,u.m hardened CMOS is coming 
Harris HS-GxxxRH typ. delay: 3ns functional after lMRads(Si) dose 
3,u.mCMOS complexity: 2.5k gates parametric upsets after 200kRads(Si) 
dose rate upsets: 109 Rads(Si)/s 
Intel 1.5,u.m CHMOS III n/s total dose: > lOOkRads(Si) 
process 
Sandia l.S,u.mDLM nls total dose: 200kRads(Si) 
hardened CMOS high level of transient radiation 
VTC VL5000 typ.delay: 57 5ps total dose:lMRads(Si) 
l,u.mCMOS complexity:20k gates 
DLM 
---
United Tech. UTD-R typ.delay: 900ps total dose: lMRads(Si) 
Microelect. l.S,u.mCMOS complexity: llk gates 
DLM =dual level metallization 
Table 5.3: A list of radiation hardened CMOS gate arrays (June 88) 
(sources from various electronic press) 
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Part Total dose Neutron (lMeV) 
designation hardness hardness 
Rads(Si) n/cm2 
M 3k 2 X 101 L, 
D lOk 2 X 1012 
R lOOk 1 X 1012 
H 1M 1 X 1012 
Table 5.4: MIL-STD radiation hardness assurance device specifications 
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only reducing the gate oxide thickness and adjusting the threshold voltage through implant 
modifications. Comparatively. less attention is given to the field oxide whose radiation effects 
are usually compensated for in circuits by using either a special field oxide or a guardband 
[168.169.170]. The photocurrent produced by transient radiation can be reduced by making the 
p-well as small as possible because the charge collection area is reduced. Also. it is useful to 
maximise the current handling capabilities of the power rails by decreasing the power supply 
resistance and increasing the capacitance across the supply pins. Transistor sizing is often used 
to compensate for threshold shifts and photocurrent generation. It is possible to size the p- and 
n-channel transistors so as to balance the carriers generated during a transient radiation pulse. 
This is usually difficult to accomplish whilst maintaining the constant drive capability for each 
device because it tends to work in the opposite direction. Nowadays. hardened devices are 
capable of withstanding dosages ranging from 105 to 106 Rads(Si) and transient upset level of 
108 Rads(Si)/s and are immune to. or less prone to. latchup. 
For instance. Harris Semiconductor are one of the main suppliers of radiation hardened 
devices [171.172]. Their earlier hardened devices were accomplished through specific design 
and processing techniques. As shown in Fig. 5.18. p+ guardbands are inserted to surround each 
n-channel transistor during the design phase of a circuit. During irradiation. a parasitic channel 
can be formed in the p well between the n+ source/drain and the n- substrate. causing 
increased leakage current (Fig.5.15). The guardband prevents this from happening. Also. 
additional processing techniques are implemented to harden the gate and field oxides. This 
process has been used to fabricate radiation hardened devices such as 80C85RH. a 8-bit 
processor and guarantees a total dose hardness of up to lMRads(Si). The latest hardened 
process (Fig.5.19) from Harris can achieve the same hardness levels without the addition of 
guardbands which waste much chip area. The hardness is accomplished through the special 
processing techniques and hence standard CMOS masks can be utilised. This process has 
produced the first 16-bit radiation hardened processor. the 80C86RH. 
The radiation hardness of FCT CMOS family has been mentioned in the previous section. 
Besides standard versions. IDT also manufacture radiation enhanced versions whose hardness is 
enhanced by three primary process modifications: hardened field oxides grown by low-
temperature process. modified threshold levels and the use of epitaxial wafers. H.Yue et al. 
[248] have also tested the radiation response of these devices which exhibite failure levels in 
excess of 100kRads(Si) for both V1L and Icc shift and dose rate upset levels of 5 x 109 
·- ···· · -----
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Fig. 5.18: Harris's earlier radiation hardened CMOS process 
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Fig. 5.19: Harris's latest radiation hardened CMOS process 
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Rads(Si)/s. Moreover. no latchup is observed. 
5.6.8 CMOS/SOS technology [173,174] 
The SOS process is to fabricate devices on an insulating sapphire substrate and can be 
regarded as a type of dielectric isolation technique. Test results show that the technology 
generally has a total dose hardness in excess of 100kRads(Si) and a transient upset level of 
1010 Rads(Si)/s since 
i) there is no field oxide in SOS technology as there is in a bulk CMOS technology; hence the 
problems associated with the production of a hardened field oxide do not exist. 
ii) physical separation of the individual islands precludes the possibility of latchup and 
increasing the transient upset level. 
Moreover. SOS technology compared with bulk silicon technology is relative immune to cosmic 
rays and alpha particles induced soft errors because the active silicon layer is so thin in relation 
to the penetration depth of ionising particles that most pass straight through into the inert 
substrate. 
However. SOS technology still has the problem of back-channel leakage. Under 
irradiation. positive charge is trapped in the sapphire substrate near the silicon-sapphire 
interface and a conducting channel is induced in the silicon. This can increase the standby 
current drain and cause logic failures at high dose. One simple method for reducing the leakage 
current is to increase the doping level of the silicon at the affected surfaces. 
SOS devices are inherently resistant to transient radiation and immune to latchup but 
total dose hardness is not very good and thus hardened gate oxide techniques are required. 
Table 5.5 lists the radiation hardness of the SOS process from companies specialising in SOS 
technology. Also. in Table 5.6. the hardness of MEDL"s SOS process is compared with the goals 
of the U.S. VHSIC program. It can be found that SOS technology can certainly meet the 
radiation hardness requirements for space applications. 
5.6.9 CMOS/SOI technology [175-177,251-252] 
Although at moment there are no commercial CMOS/SOI devices. the radiation hardness 
of them have been tested in the laboratory. Like SOS devices. SOl devices are less sensitive to 
transient radiation and immune to latchup; the transient radiation hardness level is of the 
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Company Process Radiation hardness data 
MEDL HSOSI, 5JJ.m T.D.: 1MRads(Si) 
HSOSII, 3JJ.m D.R. survive: > > 1010 Rads(Si)/s. 
HSOSIII, 3JJ.m D.R. upset: > 1010 Rads(Si)/s. 
HSOSIV 2.5JJ.m neutrons: 1015 n/cm2 
HSOSVI l.SJJ.m SEU: < 10-9 error/bit-day 
ASEA SOS3, 4JJ.m T.D.: 100kRads(Si) 
HAFO SOS4R-B, 4,um D.R.: 2 X 1010 Rads(Si)/s. 
SOS4R-C 2)J.m 
RCA 3J.1.m SOS T.D.: > 100kRads(Si) 
1.25J.1.mSOS D.R.: > 1010 Rads(Si)/s. 
SEU: < 10-10 error/bit-<lay 
T.D. =total dose, D.R. ==dose rate, SEU =single event upset 
Table 5.5: Radiation hardness data of several SOS process 
(sources from manufacturer's brochures) 
. . . . . - - ------------------------, 
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VHSIC VHSIC MEDL 
phase I phase II HSOS II 
Total dose 1kRads(Si) 50 kRads(Si) > 1MRads(Si) 
Dose rate survive 108 Rads(Si)/s 1010 Rads(Si)/s > > 1010 Rads(Si)/s 
Dose rate upset 10 7 Rads(Si)/s 108 Rads(Si)/s > 1010 Rads(Si)/s 
Neutron hardness 1010 n/cm2 5 X 1012 n/cm2 1015 n/cm2 
Single event upset -- - 1.9 x 10-10 error/bit-day 
Table 5.6: MEDL SOS process and US VHSIC comparison 
.... -· .... ----------------------------------
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order of 1010 Rads(Si)/s. The total dose hardness is generally limited unless hardened gate 
oxide is adopted and total dose hardness can reach the 1MRads(Si) level. It has been shown 
that back-channel leakage currents and edge effects resulting from irradiation exposure can be 
minimised for n-channel devices by applying a negative bias to the substrate without degrading 
the p-channel devices performances. This improvement in total dose hardness with negative 
substrate bias is an advantage of SOl over SOS technology. 
5.6.10 Summary 
Conventional MOS devices are susceptible to surface damage caused by ionising radiation 
and are not very suitable for space applications. The failures are primarily the results of 
threshold voltage shifts due to positive charges trapped in the gate oxide and radiation induced 
interface states buildup. The latter also causes channel mobility degradation. Both threshold 
voltage shifts and channel mobility degradation would affect the electrical parameters such as 
VtL• VIH• VoH• VoL• Icc· tPHL/tPLH which are of particular interest to a system designer. The 
behaviour of discrete transistors and capacitors during irradiation has been extensively studied 
by many researchers and Sexton et a1.[255] have shown how to correlate the degradation of 
integrated circuit performance with that observed in discrete transistors. 
The quiescent supply current. Icc is very sensitive to ionising radiation. It will increase 
several orders of magnitude as the n-channel threshold voltage approaches zero. Changes in 
timing in an IC are determined by the mobility degradation and the threshold voltage shifts. 
hence they are bias dependent. The decrease in mobility results in a reduced drain current (i.e. 
drive current) at a given drain voltage and it is further decreased if the threshold voltage shifts 
to the positive side during annealing. This degradation in the driving capability of a transistor 
can affect the timing performance of an IC seriously. All the other parameters are degraded 
during irradiation. The total dose test [166] of the Motorola and National Semiconductor 
54HCOO and 54HC74 ICs indicate that these devices fail parametrically between 5 and 
lOkRads(Si) and functionally between 20 and 40kRads(Si). The failures observed are bias 
dependent. relatively insensitive to dose rate. and only anneal moderately when left unbiased 
at room temperature. 
The use of 'parametric' failure criteria is a more realistic measure of total dose hardness. 
A circuit or a system can fail before individual IC fails functionally. For example. the power 
supply may not be capable of supplying enough current to the circuits as the quiescent current 
------------------------------------ ··- ··- - . 
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of each IC increases during irradiation. Also, the extra propagation delays may cause system 
failure. Hence. a system designer needs to consider all these degrading factors. He needs to add 
more timing margins in the design. Extra power pads or power busses can be added in a VLSI 
circuit design to a void ·rail span collapse·. Larger power supplies can be used to meet the 
increase current demands under total dose exposure. Furthermore. a VLSI circuit can be 
optimised at the transistor level for operation in total dose environments [265]. The dimensions 
of transistors are adjusted which allow the circuit to meet delay requirements over an 
accumulated total-dose whilst minimising the circuit area. 
Nowadays. the advanced CMOS process can fabricate devices which are relatively harder 
than their predecessors and can be utilised for low-orbit satellites with a short lifetime of 
several years. Having developed radiation hardened CMOS process for many years. some 
companies are now offering devices reaching the 1-MRads(Si) total dose hardness level. 
CMOS/SOS devices are especially suitable for operating in the space environments. besides the 
high tolerance to transient ionising radiation, they are less susceptible to SEUs and immune to 
latch up. 
5.7 Radiation hardness of GaAs technology [250] 
GaAs devices are well-known to have higher radiation tolerance when compared with 
silicon devices. The radiation effects in GaAs FET devices are reviewed by Zuleag [278]. 
With neutron irradiation. defects in the GaAs crystal lattice are created which reduce the 
minority carrier's lifetime and the mobilities of electrons and holes. Also. the free carrier 
concentrations are reduced. i.e. the material always becomes more intrinsic as a result of 
displacement damage. Test results of GaAs JFETs show that devices with an optimum channel 
doping of 2 x 1017 I cm3 a are capable of surviving a fi.uence of 1015 n(1MeV)/cm2 (E > lOkeV) 
with small percentages of changes and a fi.uence of 1016 n(1MeV)/cm2 (E > lOkeV) with about 
20% of changes in electrical characteristics. It is believed that the GaAs MESFET behaviour 
should follow a similar pattern. 
Both GaAs JFET and MESFET are not susceptible to total dose of ionising radiation. Up to 
107 Rads(GaAs). the changes are hardly noticeable. Above the total dose level. point defects 
are created in the material that give rise to appreciable mobility changes. Since there is ｾｯ＠ oxide 
layer, the problem of trapped charges is absent. Only minor changes of threshold and pinch-off 
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voltage are experienced in GaAs FETs. Also. there is no charge buildup at the interface between 
the substrate and the channel region. 
The response of all GaAs devices to ionising radiation is prompt because GaAs is a direct-
gap semiconductor and the radiative recombination lifetimes is short. The primary 
photocurrents of GaAs and Si are about equal for the same volume and dose rate because of 
the small generation constant difference. However. GaAs devices usually have a smaller channel 
volume because the advantage of having higher electron mobility in GaAs allows a smaller 
channel width for the same channel length in devices to give the same drain current. This 
implies that GaAs devices will have a lower primary photocurrents and tolerate higher dose 
rate level without logic upset. Survival dose rate of many GaAs devices were found to be 
around 1011 Rads( GaAs)/s. 
The above data shows that in term of radiation hardness GaAs devices are then very 
suitable for space applications. They are inherently radiation hardened: unlike silicon MOSFEf. 
it needs a long struggle to reach lMRads(Si) total dose hardness level. However. the hardness 
of GaAs devices to SEU is not significantly better than Si devices and this will be discussed in 
the next section. 
5.8 Memory devices 
5.8.1 Introduction 
Memory devices are the main components used in the on-board processing.satellite so they 
are treated in more detail in this section. Table 5.7 lists some of the radiation hardness test 
results of semiconductor memory reported in the IEEE Transaction in Nuclear Science for the 
past few years. Most of the devices being tested are in the MOS family because bipolar devices 
are generally harder and less effort is spent on testing them. Also. most of the high density 
memory are fabricated by CMOS technology. It can be seen that NMOS devices and some 
earlier isoplanar bipolar devices having a total dose of less than 20kRads(Si) are definitely not 
suitable for space applications. Conventional CMOS devices are also susceptible to radiation 
damages but a few companies have succeeded in manufacturing radiation hardened CMOS 
devices. The transient radiation hardness can be enhanced by fabricating devices on sapphire 
substrate. One radiation effect which affects the operation of memory devices significantly is 
the occurrence of soft errors whose causes have been mentioned in the earlier section. 
----------------------------------- -·-·· .... 
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Company Part no. Description TID Transient Neutron Ref. 
hardness upset level hardness 
Rads(Si) Rads(Si)/s n(1MeV)/cm2 
Intersil 2125H 256xl SRAM TIL 300M 1.7xl08 1.3xl014 n/cm2 212 
AMD 93L422 256x4 SRAM isoplan. bip. <20k -- -- 140 
Harris HS3142 256x4 SRAM DI TIL 8.7M 109 2.5xl014 n/cm2 213 
Fairchild 93422A 256x4 SRAM isoplan.l bip. <20k 
-- --
140 
Fairchild 93422 256x4 SRAM isoplan.Z bip. >1M -- -- 140 
Harris 93481 4kxl DRAM TIL/I2L -- 4.2xl07 -- 214 
MMI 6340 512x8 PROM STIL 1M 9.2x106 1.5xl014 n/cm2 215 
Intel 3624 512x8 PROM STIL 1-10M 2.3xl07 
--
215 
Fairchild 93471 4kxl ROM STIL 
-
7xto7 -- 214 
Intel 2118 16xlk DRAM NMOS 6.5k - - 216 
N.S. 5295 16xlk DRAM NMOS 12.2k 
-- -
216 
N.S. 4116 16kxl DRAM 5k 
- - 217 
Intel 02732 32kxl EPROM NMOS <lOk 3.9xl09 
- 218 
Intel 02764 8kx8 UVEPROM NMOS 10.5k 3xl07 
-- 219 
Intel MD2764 8kx8 UVEPROM NMOS 8.7k 3xto7 
- 219 
Intel 2164A 64kxl DRAM NMOS 13k - - 216 
Mostek 5464A 64kxl DRAM NMOS 12.4k 
-- - 216 
TI 4164 64kxl DRAM NMOS 2.4k - - 216 
Intel 027128 15kx8 UVEPROM NMOS 12.7k 3xlo7 
- 219 
Intel 2147 4kxl SRAM HMOS 6.3k 3.6xto7 
- 214 
Intel 2764 8kx8 UVEPROM HMOSII 20k 109 1013 n/cm2 220 
Intel 27128 128kxl UVEPROM HMOSII 20k 109 1013 n/cm2 220 
Harris 6611 256x4 PROM CMOS 54k 2xto8 
- 214 
Harris HM6504 4kxl SRAM CMOS 200k - - 212 
Harris 6514 lkx4 SRAM CMOS 200k - - 212 
Harris 6508 lkxl SRAM CMOS/bulk 150k 
- - 212 
Harris 6508R lkxl SRAM RH CMOS >lOOk - - 212 
Harris 6551R lkxl SRAM RH CMOS >lOOk 
- - 212 
Harris 6504RH 4kxl SRAM RH CMOS lOOk-1M 2xl08 
--
221 
Harris HS65262RH 16kxl SRAM RH CMOS 500k 5x108 
- 222 
Harris HS6641RH 4kxl PROM RH CMOS 1M >5x108 
- 223 
RCA TCS150 256x4 SRAM CMOS 1M 1.3xto10 
- 212 
RCA TCC244 256x4 SRAM CMOS 1M - -- 128 
Honeywell -- 16kxl SRAM RICMOS 1M 1.7xl09 
- 224 
Honeywell HC6244R 64k SRAM RICMOS 1M 
- -
224 
VTC V1608B 2kx8 SRAM RHCMOS lOOk 5xl08 
- 224 
MEDL MAS6167 16kxl SRAM CMOS/SOS 1M 10x1o10 1015 n/cm2 
RCA TCS239 lkxl SRAM CMOS/SOS 25k 109 
- 173 
RCA TCS146 4kxl SRAM CMOS/SOS 1M 1011 
- 225 
RCA TCS205 lkx4 SRAM CMOS/SOS >lOOk 
- -
174 
RCA TA11256 512x16 ROM CMOS/SOS >1M 2.7xl011 
-
225 
RCA TA11121 lkx4 SRAM CMOS/SOS lOOk-1M 1.3x1011 
-- 221 
RCA TA12702 16kxl SRAM CMOS/SOS lOOk-1M 1.1x1011 
- 221 
McDonn. Doug. 
- 256 SRAM GaAs C-JFET 150M 1010 3x1014 n/cm2 226 
Table 5. 7 Radiation hardness test results of memory 
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5.8.2 Cosmic rays induced soft errors 
i) Introduction 
The basic mechanism of single event upsets (SEU) has been mentioned in section 5.2.7. A 
soft error occurs when a charged particle passing through a microelectronic cell deposits enough 
energy so that the cell changes state. In the galactic cosmic ray environment, protons are the 
dominant particles with lesser components of other relativistic charged particles all having 
energies extending indefinitely upwards. The electron and alpha fluxes both are at least an 
order of magnitude less than the proton flux. whilst the combined flux of all of the heavier 
ions is down about another order of magnitude again. The ions of interest are the ones that can 
deposit the most energy on transition through the device. This energy deposition is measured 
in terms of stopping power or linear energy transfer (LET). which is given by dE/d.X. where E 
is the energy of an incident ion and x is the distance covered in the devices. This stopping 
power is a function of particle type. energy and material through which it is passing. The 
particles which have the highest LETs are high energy. heavy ions. i.e. those which have an 
atomic number greater than 2. For typical gate dimensions (a few microns) and typical critical 
charge (sub-picocoulomb) it is found that the LET required to deposit the critical charge in the 
small path lengths is of the order of a few MeV/p,m. It is mainly the heavy ions in the cosmic 
rays can accomplish this. 
In the space environment, the devices are under total dose exposure all the time. The SEU 
susceptibility of memory devices in these conditions has been studied. The test carried out by 
Sanderson et al.[245] indicate that the 4k-bit SRAJMs (Harris HM1-6504S-9) do not show any 
significant change with increasing total dose from a low dose-rate source. However. Sanderson 
suggests that those higher density devices with low initial critical charges will be more 
susceptible to SEUs when total dose is accumulated. It is because the accumulation of total 
dose will reduce the threshold LET and hence the critical charge. He has not observed any 
changes in his test because the threshold LET of the tested devices had not decreased to the 
level which was close to the LET of the irradiating particles causing the upsets. 
ii) Dynamic RAM (DRAM) [179,180] 
The basic memory cell used in bulk CMOS DRAMs is shown in Fig. 5.20. A binary '1' is 
stored when the gate of Qs is biased positively and a binary ·o· is stored when the gate is near 
ground potential. A bit error would occur if a sufficient quantity of negative charge is collected 
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Fig.5 .20: Dynamic RAM cell structure in bulk CMOS 
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Fig. 5.21: CMOS SRAM cell using 6-transistor structure 
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on the storage node whilst it is biased positively. In this case. the bit error is 1 to 0. No error 
occurs for a cosmic ray ·hit' when the node is at ground potential. The sensitive region is the 
junction region in Qw on the storage node side, i.e. the depletion region of the source diffusion. 
The critical charge resulting in upset is approximately the noise margin of the charge stored on 
a capacitive storage node. This charge scales directly with the gate area of the design at a given 
node bias voltage. Hence. as the scale of integration increases. the amount of stored charge 
representing a bit of information decreases, and information losses due to cell interactions with 
single ionising particles increases; particles with lower ionising power (i.e. lower atomic 
number) become capable of changing cell logic states. The population of ionising particles in 
most space environments generally increases with decreasing atomic number. exacerbating the 
increase in soft error frequency with reduction in feature size. In order to prevent this from 
happening. manufacturers have adopted other memory cell structures such as trench cell so 
that the critical charge will not decrease rapidly as the devices are scaled down. 
The refresh rate, voltage level. temperature. threshold voltages of memory transistors or 
sense amplifier can also affect the susceptibility of DRAMs to soft errors. Clearly. the error 
rate should decrease with increased refresh frequency. The maximum voltage levels compatible 
with electrical operation should be used to lessen bit error rate. Bit error rate should decrease 
with lower operating temperature because the leakage from the storage node increases at higher 
temperature. The threshold voltage of storage transistors or sense amplifier will also influence 
error rate. This factor would be of concern after cumulative ionising dose shifts the threshold 
voltage of MOS transistors. The usual total dose effect of lowered n-channel threshold would 
actually reduce the error rate. since this would effectively reduce the threshold charge and thus 
increase average critical charge [ 179 ]. 
iii) Static RAM (SRAM) [181-183] 
A CMOS SRAM element is shown in Fig. 5.21. If node A is biased at V dd and B is at 
ground then the drain junctions of N1 and P2 are sensitive regions. (usually. the associated 
sensitive regions ·are those regions which have a voltage across them). Any ionisation in these 
sensitive regions will transfer charge to the affected node. For ionisation at Nl. electrons will 
be collected and a negative voltage spike occurs at A. For P2, holes are collected and a positive 
spike is seen at B. If the spikes are large enough and charge neutrality cannot be established 
fast enough through the 'ON' transistor, the flip-flop may regenerate and a bit error will occur. 
--------- --------------------------------
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SRAMs are generally less sensitive to SEU than DRAMs of comparable feature size due to 
the increased complexity of the upset processes in SRAM. This also allows greater latitude in 
design modifications to inhibit or prevent soft errors. The soft error rate (SER) of SRAM is 
slightly increased with decreased in cycle time. Each time a cell is accessed. its stored "ONE" 
voltage is reduced until it has had time to recharge to its equilibrium high voltage via the cell 
pull-up resistor. Since the recharging time constant can be many microseconds, the effective 
stored high voltage will be permanently reduced at short cycles times, and hence the SER is 
increased. Moreover, the critical charge is increased at higher gate bias voltage, hence increasing 
bias voltage can reduce the susceptibility to soft errors. 
iv) General ways of predicting the error rate 
The use of high density memory chips in the satellite payload is expected to increase as 
more signal processing is involved in the satellite. The occurrence of soft errors will then affect 
the operation of the satellite. It is important to use those components which are less susceptible 
to single event upsets (SEU). As suggested by Petersen [184], error rates calculated in a 
reference environment are the best figures of merit to measure the susceptibility to SEU. This 
section describes the ways of predicting the error rate of CMOS devices. The discussion is 
mainly based on memory but it is useful for other digital components as well. Memory devices 
consist of regular arrays of memory cells and errors occur when these cells disturbed by 
deposited ionisation charges change logical state. Hence, it is easier to estimate or to measure the 
number of errors in memory devices. However, for devices such as microprocessors, 
combinational or sequential logic circuits. errors are difficult to measure and also difficult to 
estimate analytically due to the non-regular circuit structure [185,186]. 
The two main factors affecting the single event rates are the critical charge required for 
upset. and the target size and charge collection capability. The former will depend on the device 
and circuitry whilst the latter upon the device geometry and technology. Error rates in space 
additionally depend on the radiation spectra in space and the amount of shielding used. It is 
difficult to predict the error rates accurately oecause there are many uncertainties in these 
factors as discussed in the following sections. 
environment 
The natural particle environment near to the Earth is a combination of radiation from 
several sources. As mentioned before. it is mainly those heavy ions in the galactic cosmic rays 
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which have enough energy to cause upsets in logic devices. Galactic cosmic rays are always 
present and their intensity varies quasi-periodically with a period of 11 years that is anti-
correlated with solar activity. Occasionally the environment is dominated by particles 
accelerated in a large solar flare. Such events are infrequent but dramatic in their effects. Figure 
5.22 shows the variability of the integral LET (linear energy transfer) spectrum at 
geosynchronous orbit behind 0.025 inches (0.625mm) of aluminum shielding. Curves (a) and 
(b) show the environment. due to cosmic rays only at solar maximum and minimum 
respectively. Curve (c) includes the contribution of cosmic rays and frequent small solar and 
interplanetary disturbances. Ninety per cent of the time the environment will not be more 
severe than shown by this curve. Curve (d) corresponds to a composite worst case solar flare 
particle event and it represents an extreme example. It is noted that the dynamic variability in 
the interplanetary environment spans 6 orders of magnitude. The effectiveness of shielding to 
stop the cosmic rays and solar flare penetration is shown in Fig.5.23 [187]. For the galactic 
flux. varying the amount of shielding from 0.05 inches (1.27mm) to 1.6 inches (40.6mm) 
typically changes the flux by a factor of 2 or less. whereas for the solar flare component the 
variation in flux over this range of shield thickness can be more than a factor of 200. Hence. 
the shielding thickness uncertainties are less important in the estimation of the error rates 
caused by the cosmic rays. As device feature size is scaled down. even the protons in space can 
cause single event upsets [188]. The geosynchronous orbit is out of the trapped proton belts 
and thus the error rates depend mainly on the intensity of the cosmic rays. However. for other 
low orbits. trapped protons must be taken into account when predicting the error rates. 
critical charge Qc [.180] 
The threshold charges required to cause logic state changes in a logic cell is called the 
critical charge. Qc. The determination of this charge can be accomplished analytically or 
experimentally. An analytical determination may be performed by computer simulation. using 
a transient-response. model such as TRACAP or SPICE to simulate a memory cell. The cosmic 
rays effect can be simulated by applying a pulsed current source at various nodes. The 
threshold current for logical changes is determined by varying the current source and the 
critical charge can be found by calculating the time integral of the minimum current pulse that 
causes the upset. The accuracy of this estimation depends on the parameters input to the 
simulator. Experimentally. it is possible to obtain a plot of the upset cross-section (cm2) 
against the LET (MeV·cm2/g). The threshold LET. LETth• which is usually defined as the LET 
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Fig.5.22: Integral LET spectra in the interplanetary medium, inside a spacecraft with 
0.6mm aluminum walls. These spectra include the contributions of all the 
elements. Curve (a) represents pure galactic cosmic rays at solar maximum. 
Curve (b) represents pure galactic cosmic rays at solar minimum. Curve (c) is 
for an interplanetary particle environment so severe that conditions are worse 
there only 10% of the time. Curve (d) is for an extremely large solar flare 
particle [238'] 
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value at which the cross section is about 10 percent of the saturated value. can be found from 
the plot. The critical energy will be: 
where Qc is in pC. 
LETth is in MeV· cm2/g. 
LETthXpXS Qc = 22.5 
p is the density of silicon (2.33 g/cm3), 
Sis the charge collection path length (in em) 
and using an ionisation rate in silicon of 3.6 eV /carrier pair 
(EQU. 5.1) 
The charge collection path can be assumed to be equal to the depletion depth. The assumption 
is quite valid for a device built on sapphire. However. due to the funneling effect. the effective 
path length is actually larger than the depletion depth for bulk silicon device and thus the 
critical charge will be underestimated. More accurate values can be obtained if the effective 
collection path is calculate analytically. 
sensitive volume [180] 
Sensitive volume is that region of the node where charges are collected and upsets occur. 
Since the main charge collection mechanism is the collection by drift from the usual high field 
depletion region, the sensitive regions are those reverse biased pn junctions. If this is the only 
charge collection mechanism. the sensitive region should be equal to the depletion region. As 
mentioned in the previous section, a plot of upset cross section against LET can be obtained 
experimentally. It is found that the saturated upset cross section which represents the area of 
the sensitive region is usually greater than the area of the depletion region. This is due to the 
fact that the funneling effect and the minority carrier diffusion from the substrate to the 
junction take part in the charge collection process. Hence. the effective sensitive area depends on 
the technology used. doping densities, biasing voltage. temperature ... etc. 
For SOS technology. the transistors are confined to thin (approximately 0.5p,m) silicon 
islands on an insulating sapphire substrate and virtually none of the carriers that are created in 
the sapphire are collected before recombination. Ionisation induced charges can be collected only 
from the thin epitaxial silicon region between the drain and source regions. Due to the short 
channel characteristic in SOS LSI devices and the lack of funneling effect, it is reasonable to 
assume that the sensitive region for a SOS transistor is taken to be the silicon under the gate 
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area. which results in a parallelepiped with thickness equal to the epitaxial thickness and a 
length and width equal to the gate dimensions of the device. 
For bulk technology devices. the depletion region extends down to the bulk silicon 
beneath a junction as well as laterally at the sidewalls of the drain region. Consequently. the 
sensitive region is generally larger than for SOS technology. The depletion width depends on 
the doping densities and the junction bias and is of the order of three or four microns 
typically. The sensitive region may be approximated as a parallelepiped with thickness equal 
to the depletion depth and planar dimensions equal to the length and width of the diffused 
area extended to account for the depletion width. The effective sensitive region is actually 
larger than this if the funneling effect and the diffusion currents are taken into account. 
Usually. the effective sensitive region can be found experimentally. 
error rate calculation [180, 189] 
To calculate the error rate. data on the critical charge. sensitive region size and the 
environment model is required. Usually. the sensitive region for a particular junction is 
assumed to be a parallelepiped of the dimensions l.w and h. The maximum path length through 
the sensitive region is given by 
(EQU. 5.2) 
The minimum path length is the one for which a particle can deposit the required minimum 
charge, Qc. 
(EQU. 5.3) 
where Lmax = 0.28pC/p.m =the max. stopping power for any particle in space 
Since the particles in space are an omnidirectional flux. the semiconductor chip will have 
particles passing through it from all directions. It is necessary to consider the distribution of 
path-lengths through a sensitive region in order to calculate the error rate. This distribution 
function f(s) can be found in [180]. The equation 
Smax 
Ap J f(s)ds 
Smln 
(EQU. 5.4) 
where 
- 1 Av = 2 0w+wh+hl) 
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= average projected area of the parallelepiped 
represents the fraction of the average projected area Ap of the sensitive region for which path 
lengths are between the limits Smin and Smax· 
Hence. the error rate is given by 
Smax 
ER = Ap J cl>(s)f(s)ds 
smln 
(EQU. 5.5) 
where <l>(s) = flux (particles/unit area) for which the stopping power (pC/ p,m) ｾ＠ ｾ｣＠ and is 
the integral stopping power spectrum derived from the environment model. 
A equivalent approach using the integral chord length distribution C(Sm1n). the 
probability of a particle traversing the sensitive volume with chord length greater than Smin• 
and the differential LET distribution in space is developed to calculate the error rate in [189]. 
Both o! these two methods involve complicated calculation and a computer is required to 
perform them. An approximate method suitable for hand calculation is proposed by Petersen et 
al. [189]. It is done by using some simplier equations to approximate the cosmic ray LET 
spectra and the integral chord length distribution. 
Further simplified equations are mentioned in another paper by Petersen et al. [184]. The 
error rate Erin error/cell·day is: 
ｅｾ＠ ｾ＠ 5x1o-10xlxw L2 (EQU. 5.6) 
ｾ＠ 5x 10-
10xu 
or L2 (EQU. 5.7) 
(EQU. 5.8) ｾ＠ 5x 10-
10xlxwxh2 
or Qc2 
where u is the saturated cross section (p,m2) and 
Lis the threshold stopping power (pC/p,m). (1 MeV· cm2/mg = 2.33/225 pC/p,m) 
Based on experimental measurements. equation EQU. 5. 7 can be used to estimate the error 
rate and equation EQU. 5.8 is utilised if the parameters are found by circuit analysis. The value 
obtained approximates the error rate in a geosynchronous orbit except when the predicted rate 
is less than ｾ＠ 10-8 upset/bit·day. 
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a rough estimation of the error rate [179] 
As described in the above section. a detailed calculation of the error rate in space is a 
complicated problem and it is beyond the scope· of this study. Hence. a 'first order 
approximation' calculation will be used in this section to estimate the error rate roughly. 
For errors to occur. the minimum deposited charge Q0 must be greater than or equal to 
the critical charge Qc. Since 
where 
then 
Q _ LETXSXp D- 22.5 
LET is in MeV· cm2/g. 
p = 2.33 g/cm3 =density of silicon. 
S =path length (em) and 
Q0 is in pC 
QcX22.5 
LETmin = -=s--Xp 
(EQU. 5.9) 
(EQU. 5.10) 
The sensitive region is taken to be a parallelepiped of dimension l,w and h and then the 
average path lengthS through the sensitive region is determined by 
where 
V = lwh = volume. 
- v S=-
Ap 
- 1 Ap = 2 Clw+ lh+wh) = average projected area 
(EQU. 5.11) 
Calculating the error rate implies determination of the number of ionising particles per 
unit time that pass through the sensitive volume and deposit the energy required to yield the 
critical charge Qc. From the integral LET spectrum of cosmic ray in space. it is possible to 
determine the flux of particles ｾＨｌｅｔ＠ min) whose LET is greater than or equal to LET mln which 
is determined by using S. It is assumed that the flux is an omnidirectional flux. i.e .• all 
directions are equally probable. The average projected area of the sensitive region is used to 
calculate the error rate from 
(EQU. 5.12) 
··---- --- .. - ·- ---------------------------
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where Er = upsets/bit · day. 
Ap =average projected area of sensitive region (cm2). 
ci>(LETmin) =flux of particles with ｌｅｔｾ＠ LETmln (particles/cm2 ·day) 
analysis of the rough estimated results 
The above rough estimation method has been used to approximate the error rates and the 
result is summarised in Figure 5.24. The environmental model used is curve c in Figure 5.22. It 
is the integral LET spectra representing the 90% worst-case environment with 0.6mm 
aluminum shielding. The unit of flux in this spectrum is particles/m2·ster-sec. hence a factor of 
4II must multiply the numbers in order to obtain the value of omnidirectional flux. Since we 
are not referring to any particular device. a typical range of values are taken to be the 
dimensions of the sensitive region and the critical charges in this calculation. Figure 5.24 
illustrates the error rates in space versus critical charge assumed different sizes of sensitive 
region per transistor. The error rate represents the number of upsets per transistor per day. As 
mentioned previously. shielding does not have much effect on stopping cosmic rays and thus 
the error rate does not vary much with amount of shielding used. For static RAM using a 
typical 6-transistor structure (Fig.5.21). three transistors are vulnerable to memory upset at 
one time. Hence. it is necessary to multiply by three to the error rate values in Figure 5.24 in 
order to obtain the number of upsets per static memory cell per day. 
Equation 5.8. developed by Petersen [184] in order to approximate the error rate. has been 
compared with our approximated results. It is found that the two sets of result are in excellent 
agreement: the difference is not greater than a factor of two as long as the error rate is above 
10-8error/bit·day. Hence. this equation is shown to be a very convenient way to approximate 
the error rate in a cosmic ray environment if the error rate is above 10-8error/bit·day. 
Error rates predicted by the exact method of calculation have been extracted from the 
published papers and they are compared with the approximated results as shown in Table 5.8. 
The approximated results are found to be in good agreement with the results predicted by the 
exact method; the difference is less than a factor of 2. 
Very little data about the actual single event upset rates in space derived from operating 
spacecraft can be found in the published papers. There is one report [190] about the error rate 
of the Harris HM6508 static RAM operated in the low-polar orbit. A statistic over 2 years 
illustrated a error rate of 2 x 10-7 error/bit·day. This figure is an order of magnitude lower 
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Fig.5.24: The predicted error rates versus critical charge for different assumed 
size of sensitive volume. (in geostationary orbit with 0.6mm alumi-
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Device Details Error rate 
(exact method) 
(error/bit-day) 
Harris lk 4tJ. m CMOS SRAM 
HM-6508 Qc: 0.27pC 1.4 X 10-5 
s.v.: 300tJ.m2X2tJ.m 
Harris lk 4tJ.m CMOS SRAM 
HM-6508RH Qc: 0.82pC 1.3 X 10-6 
s.v.: 300tJ.m2X2.2tJ.m 
Harris 4k 2tJ.m CMOS SRAM 
HM-6504RH Qc: 0.7pC 1.5 X 10-7 
s.v.: 50tJ.m2X2tJ.m 
Sandia 16k 2tJ.m CMOS SRAM 
SA3240 Qc: lpC 1.5 X 10-S 
s.v.: 25tJ.m2x 1.46tJ.m 
Hughes 4kx 4 2tJ.m SOS SRAM 
NBRC4042 Qc: 0.08pC 3.1 X 10-7 
s.v.: 12.5tJ.m2X0.5tJ.m 
RCA 4kX4 4p.m SOS SRAM 
TCS130 Qc: 0.2pC 1.2 X 10-8 
s.v.: 5.6p.m2X0.5tJ.m 
s.v.: effective sensitive volume per memory cell 
Qc: critical charge 
Error rate Ref. 
(approx. method) 
(error/bit-day) 
8.5 X 10-6 184 
1.0 X 10-6 184 
2.0 X 10-7 184 
2.6 X 10-8 237 
2.3 X 10-7 184 
1.6 X 10-8 184 
Table 5.8: Comparing the error rates predicted by the exact 
method and the approximation method 
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that the figure shown in Table 5.8 and this may be due to the better environment during that 
two years of observation. Another recent paper reported the SEU rate of 93L422 bipolar 
SRAMs monitored onboard three Hughes Leasat vehicles at geosynchronous orbit [240]. The 
average SEU rate being observed ranged from 0.23 to 0.28 error/chip·day. Using our rough 
estimation method. the SEU rate is found to be 0.27 error/chip·day: assuming sensitive region 
dimensions are 39p.m x 39p.m x 2p.m and the LETmin is 5 MeV/mg·cm2• The above two 
examples illustrate that the rough estimation method can yield a realistic figure. 
From the published papers. it is found that most report the upset cross section area and 
the threshold LET; but not the error rate. Presumably. it is because these are the two main 
parameters determining the error rate and the error rate can be predicted from them using the 
well-established methods. For example. it has been shown that simple equations such EQU. 5. 7 
and 5.8 can approximate the error rate with reasonable accuracy. 
v) Hardness of different technologies 
The SER is mainly dependent on the critical charge and the sensitive volume. The critical 
charge does not appear to depend strongly upon device technology [189]. For the same feature 
size. there are no great differences in critical charge for different technologies. Hence. the 
dependence of upset rate on device technology is related to device sensitive volume. 
Experimental results [192] illustrate that generally in the geostationary orbit NMOS. PMOS 
and bipolar technology show similar error rates of the order of 10-s error/bit·day. It is about 
10-7 to 10-6 error/bit·day for the hardened bulk CMOS whilst CMOS/SOS devices ranged 
from 10-10 to 10-6 error/bit·day. Within the bipolar family. it is reported that LSTTL series 
are more susceptible to soft errors than standard schottky. low power TTL and standard TTL 
devices [193]. 
The above data is further supported by Nichols et al. [191.243]. who have collected an 
extensive set of heavy ion SEU test data. Some of the test data for MOS memory devices were 
extracted (Table 5.9) and EQU 5.7 was utilised to approximate the error rate. As can be seen. 
CMOS SRAMs have a varying susceptibility to soft errors. CMOS/SOS devices are obviously 
the hardest. their average error rates are at least one or two orders of magnitude lower than 
bulk CMOS devices. This is certainly due to the smaller sensitive volume as shown in Table 
5.8. The softest one in the MOS family is NMOS technology which exhibits an error rate of the 
order of 10-5 or above. From the available data. it seems that the bit error rates for higher 
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Device Details Threshold Upset cross Error rate 
LET section area (geosynch. orbit) 
Ｈｾ･｜ＱＭ｣ｾ Ｒ ＯｾｧＩ＠ ＨｰＮｾＲＩ＠ (error/bit-day) 
NSC NSC810 lkCMOS SRAM 16 300 5.9x 10-6 
Intel6518 lkCMOSSRAM 37 300 1.1X10-6 
Harris HM6508 lkCMOSSRAM 15 1000 2.2x1o-5 
Harris HM6508RH lk CMOS-epi SRAM >37 400 <1.5X10-6 
Harris HM6508RH lk CMOS-epi (20kQ) >120 no upset -
Perf. P ACE422 lk adv.CMOS 3 30 1.55X 10-5 
Fujitsu MB8404E 4k CMOS-epi 100 no upset -
Fujitsu 8414 4kCMOSSRAM 12 400 1.4X 10-S 
Harris HM6504 4kCMOSSRAM 10 125 6.25X 10-6 
Harris HM6504RH 4k CMOS-epi (20kQ) 80 no upset -
Intel2147 4kNMOSSRAM 16 1600 3.1x1o-5 
AMDAM92L44 4kNMOSSRAM 1.6 10000 1.8X 10-2 
TI 4044 4kNMOSSRAM 18 1400 2.2x1o_5 
IDT 6116 16k NMOS/CMOS 11 400 1.7X 10-5 
IDT 6167 16k NMOS/CMOS <15 250 >5.6x1o-6 
Harris 6516 l6k CMOS SRAM 37 3 LOX 10-8 
Harris 65262RH 16k CMOS-epi 20 60 7X10-7 
INMOS IN1600 64k NMOS SRAM ｾ＠ 3125 3.6Xl0-3 
AMD99C641 64k NMOS SRAM 3 156 8X10-S 
RCA CDP1821 lkSOS SRAM 145 no upset 
--
Sandia HM6551 lkSOS SRAM 60 no upset -
RCA 1825 4kSOS SRAM <37 10 >3.7X10-8 
RCA TCS146 4kSOS SRAM >30 10 <5.5X10-8 
RCA TCS205RH 4kSOS SRAM 120 no upset -
RCACMM5104 4kSOS SRAM 50 no upset -
MEDL MDC5114 4kSOS SRAM 50 18 3.3x1o-8 
RCA TA12702 16kSOS SRAM >70 no upset -
Sandia SA3115 16k SOS SRAM >70 no upset -
Sandia SA3240 16kSOS SRAM >250 no upset -
Hughes NBRC4042 16kSOS SRAM 20 12.5 1.6x1o-7 
Table 5.9: Predicting the error rates in the geostationary orbit from 
the published figures of threshold LET and bit upset 
cross section area [ 191] 
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density devices tend to decrease instead of increase. It is probably due to the fact that the 
sensitive area decreases (the depletion depths are kept to be 1 to 2 p.m) as devices are scaled 
down and also the manufacturer can prevent the critical charge from decreasing quickly. 
Techniques such as adding a cross-coupling resistor and fabricating on epitaxial substrate are 
also useful to increase the resistance to single event upset. Although larger cross-coupling 
resistors can increase the critical charge. the memory access time will be degraded; hence a 
compromise value must be used. The data in this table (Table 5.9) illustrates that it is difficult 
to guess the SEU susceptibility of a memory chip merely with a given size as it all depends on 
the circuit parameters and the manufacturing process of the individual device. The error rates 
can be predicted either by carrying out experiments to find out the upset cross section and the 
threshold LET or by obtaining data from the manufacturer to calculate the size of the sensitive 
volume and the critical charge analytically. 
Data collected by Nichola et a1.[191.243] also predicts the SEU susceptibility of other 
technologies. One bipolar RAM (93L422) is found to be very soft. The NMOS DRAMs are very 
susceptible to SEUs; upset cross sections of some 256k-bit DRAMs can exceed the geometrical 
area of the sensitive regions. This implies that multiple upsets can occur in these devices for a 
single ion strike. 
Although GaAs devices are insensitive to total ionising dose and dose rate damages. 
simulations and experimental evidence show that SEU unhardened GaAs ICs have a single 
event sensitivity comparable to silicon devices of equivalent feature size [194.195]. One reason 
for this is that critical charge is more dependent on the design rules than the material used. 
reducing soft errors 
One way to reduce soft error rate is to decrease the sensitive volume of a memory cell, so 
there are fewer particles having sufficient power to deposit the required energy. The reason why 
CMOS/SOS has lower error rate is that it has a smaller depletion volumes and very little 
funnel effect distribution [180]. 
For bulk technology. the error rate could be decreased for devices that have a shorter 
minority carrier diffusion length. This effectively reduces the sensitive volume. A design 
consideration for minimising the sensitive volume is to minimise the area of critical 
source/drain diffusion. In order to decrease the error rate in the VLSI design. it is essential to 
keep gate area large to maintain the quantity of bit charge and source/drain areas small to 
------ -- - --------
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minimise the path length [179]. Moreover, it seems that the SEU tolerance is enhanced by the 
modern VLSI process whose trend is to increase the doping concentration, decrease the oxide 
thickness and have twin tubs on a very thin epitaxial substrate. These process modifications 
increase the junction and gate capacitances and reduce funneling collection of ionisation 
generated charges [242]. 
In the latest radiation hardened CMOS SRAM, a technique using cross-coupled gate 
resistors has been adopted to increase the immunity to SEU [196,197]. As shown in Fig.5.25, 
the drains of the off p- and n- channel devices are the vulnerable node to SEU. The 
polycrystalline silicon resistors being placed in the feedback paths of the cross-coupled 
inverters can reduce the maximum charge in gate voltage during a single event. As a result, the 
critical charge required to upset the memory cell is increased and the memory becomes less 
susceptible to errors. Since these resistors are also between the access transistors and the 
opposite inverter's gate, the local write time is increased linearly with resistance. For relatively 
small memories (1K, 4K etc). the junction capacitance of the MOS devices are large enough that 
feedback resistance values in the range of 29k0 to 50k0 are required to harden the cell. 
Cross-coupled resistors in this range do not substantially degrade the RAM cell's performance. 
However. larger memories such as 16k- or 64k-bit SRAM require cross-coupled gate resistors in 
the 100k0 to 300k0 range which will limit the memory's overall speed performance. Hence, 
other techniques are required to be developed to harden high complexity memory without 
reducing the speed significantly. 
Nevertheless, it is difficult or impossible to avoid the occurrence of soft errors completely. 
In order to prevent soft errors from upsetting the operation of the whole system, some sort of 
error detection and correction mechanisms must be employed in the memory organisation 
[192.198-200,241]. 
5.8.3 Dose rate induced soft errors [201-203] 
Pulsed dose rate induced junction photocurrent can also neutralise the critical charge 
stored in a storage node and cause soft errors. It will be very useful if a quantitative 
relationship between pulsed dose rate upset and single particle upset for SRAMs and DRAMs 
can be established. This could provide a cheaper means of single particle upset lot sample 
hardness assurance because pulsed dose rate tests are less expensive. However, there are some 
uncertainties in this correlation: the relative collection volumes, and the variation in sensitivity 
P. 
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of different types of cells within the array. The charge collection processes in these two upsets 
are different leading to the difference in charge collection volume. Since a hit on a smaller 
number of more sensitive cells in a array is less likely. single particle upset will happen more 
in the larger number of less sensitive cells. On the other hand. a pulsed dose rate exposure will 
always include the effect of the most sensitive cells. 
Vallet al. [181] shows that the pulsed dose rate upset level of a DRAM memory cell will 
not decrease as the integration level of memory chips is increased because the charge collection 
volume decreases at the same time. However, the increased fluctuations of the energy deposited 
in the sensitive regions of memory cells can minimise or cancel the possible improvement in 
hardness accompanying increased levels of integration. These fluctuations become more severe 
as the volume is reduced. This gives rise to the possibility that some cells in a large array of 
memory cells experience a much greater exposure than the mean exposure would indicate. 
Ultimately. such an effect would tend to reduce the observed threshold dose rate level for 
memories larger than 256kbits in spite of the fact that the upset level for each cell nominally 
increases with increasing level of integration. 
For SRAMs. it is expected that they will not be more vulnerable to dose rate irradiation 
when scaled to higher integration levels because photocurrents will scale with charge collection 
volume in SRAMs. Unfortunately, it is difficult to make quantitative estimates of the scaling 
of upset photocurrent. and also. good experimental data is lacking for SRAMs. 
5.9 Microprocessors 
5. 9.1 Introduction 
A microprocessor is the control unit of an on-board processor and its hardness directly 
affect the whole system. Unlike memory devices, microprocessors are a very complex and 
non-structural logic circuit and its hardness is very difficult to be test. For example. sometimes, 
only one register fails and if the testing routine does not involve this register. this bug will not 
be discovered. In Table 5.10. some testing results from IEEE Transaction of Nuclear Science are 
collected. Due to the high packing density of NMOS technology. many earlier microprocessors 
utilise this technology. As expected. they cannot satisfy the hardness requirements of on-board 
processor. Bipolar microprocessors usually have higher radiation tolerances and can be used for 
space application. However. they consume more power and CMOS parts are much preferred if 
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Company Part no. Description TID Transient Neutron Ref. 
hardness upset level hardness 
Rads(Si) Rads(Si)/s n(1MeV)/cm2 
TI SBP9989 16-bit I2L 500k - - 227 
TI SBP9900A 16-bit I2L 3M 109 - 228 
MMI 67010 4-blt slice STTL 700k 4xto6 
-
215 
AMD 2901C 4-bit slice isoplan. bip. 80k-100k - -- 140 
AMD 29116 16-bit isoplan. bip. 150k - - 140 
· Ferrenti F-100L 16-bit CDI process 1-10M 2.2x107 2xl013 n/cm2 229 
Zilog ZBOA 8-blt NMOS 5k-10k -- - 230 
Intel 8080 8-bit NMOS 1.5k t.8x105 
- 215 
Intel 8086 16-blt NMOS lOk - - 215 
Mot. 68000 16-bit NMOS <5k - 2.4x1012 n/cm2 231 
Zilog Z8002 16-bit NMOS 11.5k 3.7x109 1x1012 n/cm2 231 
AMD AMZ8002A 16-blt NMOS 27.2k 2.7x1o10 3x1012 n!cm2 231 
I NMOS T414 32-blt CMOS 30-50k 
- - 254 
RCA CDP1802 8-blt RHCMOS 1M 109 1015 n!cm2 232 
Harris HS80C85RH 8-bit RHCMOS 1M 
- - 233 
Harris HS80C86RH 16-blt RHCMOS 1M 108 
- 235 
Sandia Lab. NS32000 32-blt RHCMOS 200k - - 236 
RCA TCS129A 8-bit slice CMOS/SOS >1M 1010 - 234 
MEDL VIPER 32-blt CMOS/SOS 1M 1010 10x1015 n!cm2 205 
MEDL MAS2900 4-bit slice CMOS/SOS 1M 1010 10x1015 n/cm2 205 
RCA/Rockwell 17 50A chip set 16-bit CMOS/SOS 1M - - 205 
Table 5.10 Radiation hardness test results of microprocessor 
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hardened CMOS microprocessors are available. As shown in this table. several manufacturers 
have succeeded in fabricating radiation hardened processors using radiation hardened bulk 
CMOS or CMOS/SOS technology. 
It is interesting to note that amongst all the microprocessors. the U.S. Air Force"s 
standard instruction-set architecture for 16-bit processors. MIL-STD-1750A. is becoming more 
popular in the military and space sectors. Starting in 1986. a small group of manufacturers 
have jumped into this market and designed 1750A chip sets. They include McDonnell Douglas. 
Fairchild. Honeywell. Performance Semiconductor. Texas Instruments. RCA. TRW. LSI. United 
Technologies Corp .• Harris and MEDL [204.205]. Some of these are reported to be radiation 
hardened. For example. Fairchild·s F9450 is a one-chip processor built with 3 p.m bipolar 
Isoplanar I2L; GE/RCA are developing a radiation-hardened SOS 1750A chip set with 3 p.m 
design rules; Harris are designing two radiation-hardened CMOS chip sets using 3 p.m process 
and 1.5 p.m VHSIC process; McDonnell Douglas have built its MCD281 rad-hard three-chip set 
with a 4 p.m CMOS/SOS process; MEDL have adopted its SOS process to produce the 1750A 
chip set; Honeywell are developing a five-chip set with rad-hard CMOS process and also TI 
have built their 1.25 p.m bipolar three-chip set for a 25MHz 1750A processor. Hence. designers 
requiring rad-hard parts have several choices. 
5.9.2 SEU in microprocessors [206-211] 
Since there are many storage elements contained in a microprocessor. it is also vulnerable 
to SEU. Unlike memory. attention to these problems has only come in recent years and the 
number of study reports is far less than that on the memory alone. 
test methods and error rate prediction [206,207,209] 
The error rate can be predicted as for memory if the cross-section versus LET curve is 
found experimentally. However. due to the complex nature of the microprocessor. this task is 
not as straightforward as for memory. Inside a microprocessor. there are several functional 
elements such as program counter. stack pointer. general registers and ALUs ... etc and their 
duty cycle is usually less than 100%. Hence. the error rate very much depends on the software. 
Today. there is no standard method of testing a microprocessor. and five different test 
methods have been reported in [209]. They are 
i) single board computer self-test method 
---- --- ---------------------------------
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ii) controller assisted, single board computer method 
iii) controller assisted. golden chip method 
iv) controller dominated microprocessor operation method 
v) controller dominated microprocessor operation with the golden chip method 
The choice of these test methods will depend on the microprocessor architecture, operating 
speed. instruction formats. circuit design and application software. 
A simpler way of defining the device upset cross section is to multiply the 'per register 
bit' cross section to the total number of storage elements inside the microprocessor. Usually. it 
is easier to carry out an experiment to find the 'bit per register' cross section of the general 
registers inside the microprocessor. Certainly. the device upset cross section obtained in this 
way is more conservative. A better method is to determine the SEU cross-section of each 
functional element and then to estimate the typical duty cycle for the vulnerability of each 
element via a Monte Carlo simulation using a set of instructions. or analysis of vulnerability 
using the actual existing application program. A more realistic device upset cross section versus 
LET curve can then be established for certain program routines. and error rates can be 
predicted from this curve using the methods mentioned in the previous section. In Table 5.11, 
the test results mentioned by Koga [209] are reported. It must be noted that these results are 
valid for the particular piece of test software used and the error rates will vary according to 
different application programs. From this table, it can be seen that CMOS devices show a better 
resistant to SEU. Some other observations reported from these tests are: 
i) The SEU rate of the 2901 was not dependent on the clock frequency and the errors arising 
from the ALU were ｩｮｳｩｧｮｩｦｩ｣｡ｮｴｾ＠
ii) For the 6800. it was found that a statistically significant portion of the upset rate is 
attributable to the ALU. 
iii) From the 80C86, the overall device vulnerability is dominated by the vulnerabilities of 
the program counter and instruction decoder. 
upset detection mechanisms [208,211] 
For RAM. soft errors can be detected and corrected by ECC (error correction code) but 
effective techniques to perform this task for the microprocessor are not well-established. Very 
often. the soft errors occurring in the microprocessor will have more serious effects on the 
operation of the whole system than memory. Some techniques used to detect the disturbances 
in program fiow are described below [208 ]. 
----- --- - -------- --------------
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Devire Technology Threshold Composite Error rate 
LET cross section (error/device-day) 
(MeV-cm2/mg) (p. m 2 I device) (at geosynch. orbit) 
RCA 1802 CMOS >80 <50 <LOX 10-8 
MDAMD2815 CMOSSOS >120 <60 <2.0X 10-9 
AMDAM2901B LSTTL 4 3X104 9.0X 10-3 
AMDAM2901C ECL 8 5X104 .4.0X 10-3 
Sandia SA2901 CMOS >100 <1 <5.0x1o-10 
Sandia SA2901 CMOS(80k) >100 <1 <5.0X10-10 
Sandia SA3000 CMOS 40 50 1.6x 10-7 
MOTM6800 NMOS 7 3X104 3.1X10-3 
Harris 80C86 CMOS 11 6X106 2.5X 10-1 
Harris 80C86 CMOS/epi 11 6X106 2.5x 10-1 
SIG 8X300 ECL/TTL 18 2X105 2.3X 10-5 
SIG 8X305 ECLITTL 3 2.5X105 LOX 10-3 
FSC F9445 I2L 20 1.5X104 1.9X 10-4 
TI 9900 I2L 20 1.5X104 1.9x 10-4 
TI 9989 I2L 13 2.0X104 5.9x1o-4 
Table 5.11: SEU test results and upset rates prediction for different microprocessors [209] 
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i) Illegal opcode detection 
Since the microprocessor only recognises a certain subset of bit combinations as legal opcodes. 
another illegal combinations can be detected and an error flag can be raised. 
ii) Invalid opcode address detection 
When a microprocessor incorrectly fetches an instruction from an, invalid opcode address. if the 
content of the address represents a legal opcode this error cannot be detected by the above 
method. This type of error can be detected by applying the 'SAFE ROM' technique. The 'SAFE 
ROM' is a 1-bit wide memory. with the same number of locations as the main ROM. The 
single added bit is used to distinguish between valid and erroneous instruction fetches. The 
first byte of multiple byte instructions is marked as valid: all other locations which are 
addresses of this second or third byte of an instruction. data or look-up tables are marked as 
erroneous. 
iii) Invalid read address detection 
The detection mechanism is to check whether the read address is within the expected range of 
memory locations. For example. an error should be flagged if an instruction trys to read a data 
value from an address in the instruction area. 
iv) Invalid write address detection 
This is similar to the above method except in this case for the write operation. 
v) Non-existent memory and unused memory detection 
Any operations referring to non-existent or non-used memory locations are erroneous 
operations. 
vi) Transient induced loops change detection 
Normal program execution transfers from one loop to another loop in a fixed pattern and the 
entry point of each loop is predetermined. When a transient fault produces a program flow 
disturbance. the program flow deviates from the regular path and the starting point of 
execution in a loop is not at the desired point. This type of error detection can be implemented 
by software [211]. 
--- -- ------ ---------------------------
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Using computer simulation, it was found that detection mechanisms 1 to 5 can provide 
96% coverage of program flow disturbances. Also, these techniques can be implemented in 
software and this being desirable for satellite application due to limited mass and power. Small 
amounts of additional hardware such as watchdog timers can enhance the error detection 
capability to catch erroneous operations such as halting the processor or infinite looping. Also, 
all these access control software will be based on RAM which is still vulnerable to SEU. Hence, 
some form of ECC and/or dynamic refresh will be required to protect this memory. 
Finally it must be mentioned that the modern microcomputer with on-chip memory may 
not be desirable for space application. This is because the on-chip memory cannot be protected 
against SEU by ECC; unless an on-chip ECC mechanism is implemented by the manufacturers. 
or other fault tolerance circuit design techniques are employed. 
5.10 Conclusions 
Of all the radiation damages. it is mainly the total dose ionisation damage and single 
event upsets which have significant impact on the semiconductor devices in the space 
environment. Devices are required to have a total dose hardness level of 500kRads(Si) and 
lMRads(Si) in the geostationary and elliptic orbit respectively. assuming 2.54mm aluminum 
shielding and 10-year lifetime. The general radiation hardness of different semiconductor 
technologies are summarised in Table 5.12. Bipolar technology is conventionally used by the 
satellite engineers due to its relatively high resistance to space radiation. Recent progress in 
semiconductor technology has changed this scene. CMOS technology is becoming the dominant 
technology as much research and development in this area have brought the performances of 
CMOS devices close to the bipolar counterparts. For example. the AHCf CMOS logic family is 
as fast as the bipolar ALS or AS families, but consumes less power. The most important thing 
is that modern advanced CMOS process has increased the hardness of CMOS devices whilst the 
advanced bipolar process cannot preserve their high radiation hardness characteristic. For 
standard versions, the total dose hardnesses of these two technologies are very similar and 
CMOS devices are superior in terms of SEU hardness. Similar to the trends of terrestrial 
system. CMOS technology will become more popular in the satellite industry. The inherent 
hardness of GaAs technology makes it very suitable for space applications. However. the 
limited range of GaAs products and their high prices will restrict their uses to very high speed 
circuitry only. 
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Technology Total dose Transient Neutron (lMeV) Soft error 
hardness upset level hardness rate 
Rads(Si) (20-lOOns pulses) n/cm2 (geosynch. orbit) 
Rads(Si)/s error/bit-day 
Trad. bipolar lOOk-1M 107-108 1014 lo-5 (eg TTL, LS) 
ECL 1-10M 108-109 1015 lo-5 
I2L 1M 108-109 1014 1o-5-1o-6 
linear bipolar 50k-100k 106 1012 
--
Adv. bipolar 
10k-100k 107 1014 10-3-lo-4 (eg F, ALS) 
RH bipolar 1M-10M 108-109 1015 1o-5-1o-6 
NMOS <lOk 106 1015 1o-5-1o-6 
RHNMOS 50k-100k 107-108 1015 1o-5-1o-6 
CMOS 
<20k 107 1015 1o-6-1o-1 (eg CD4xxx) 
Adv.CMOS 
<70k 5 X 108 1015 lo-6-lo-7 (eg FCT) 
RHCMOS lOOk-1M 108-109 1016 lo-6-lo-7 
RH CMOS/SOS lOOk-1M >1010 1015 lo-8-lo-9 
GaAs (MESFET) 1M-10M 1011 1015 1o-6-1o-7 
Table 5.12: The general radiation hardness of several semiconductor technology 
(information from various published papers) 
---------------------------------------------- ---- -- ' 
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From the published papers. it can be seen that most research effort is on the radiation 
response of MOS transistors in order to develop a radiation hardened CMOS process. 
Relatively less development is done on the hardened bipolar process. For instance. the U.S. 
Army Space Defense is funding programs to develop radiation hardened 256k-bit CMOS SRAM 
with 1 MRads(Si) total dose hardness. Texas Instruments are also developing high speed 
hardened 25-35 ns 256k-bit CMOS SRAM. Harris and VLSI Semiconductor are co-developing a 
hardened CMOS gate array family based on the VLSI VGT200 gate array series and fabricated 
by the Harris hardened CMOS process. It can be seen that the high demand of radiation 
hardened products by the military and space industries are gearing up the development of 
radiation hardened process. especially in the U.S.A. In the early 1990's, the complexity and 
performances of those radiation hardened devices should be at least reaching the level of 
present standard versions. Hence, satellite engineers designing payload for the 1990*s can base 
designs on current standard components as hardened versions should be available when 
satellite is assembled. 
---------------------------------------- --- - - --
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CHAPTER 6 ONBOARD BASEBAND SWITCH (BBS) 
It can be recalled from chapter 3 that an onboard baseband switch is one of the main 
blocks of the proposed advanced on-board processing satellite for business mission. Studies and 
development of the on-board BBS have been carried out by the author during the past three 
years and hence the rest of this thesis will concentrate on this topic. Since the functions of the 
advanced on-board switch are very similar to a terrestrial telephone exchange. terminology 
commonly used in the terrestrial networks will be ｾ､ｯｰｴ･､＠ in the following description. This 
terminology has been included in Appendix 2. 
6.1 Evolution of the on-board switching unit 
As introduced in section 3.4. traffic growth has made the satellite system employing 
multiple spot beams inevitable. Reuse of the allocated spectral band by the various spot beams 
can increase the system capacity significantly. Howeyer. an accompanying problem of 
interconnecting the uplink beams with the downlink beams arises. The problem can be tackled 
by adding certain switching mechanisms on-board the satellite. Since the beginning of multiple 
spot beam systems. much research works have been carried out to develop the on-board 
switching unit and the evolution of this unit (Fig.6.1) is outlined in the following paragraphs. 
6.1.1 Static switching [259,260] 
In the early systems. when the multiple spot beams are first employed. there is no 
switching matrix on-board the satellite to provide interconnection between uplink. beams and 
downlink beams. The switching is accomplished at the transmission channel level. The whole 
frequency band is subdivided into several channels and each individual channel is assigned for 
a certain beam-to-beam connection. The simple example shown in Fig.6.2 illustrates how this 
can be done. In order to change the channel assignments to meet the traffic requirements or in 
the case of failure in some channels. mechanical microwave switches are installed on-board the 
satellite to facilitate the channel rearrangement upon receiving commands from the ground. As 
shown in Fig.6.3. the signal from each beam is first split into different channels by the 
microwave filters. Each channel is given its own set of microwave switches which will connect 
the channel to the desired downlink. The outputs from the switches are then re-combined to 
form different downlinks. 
-- -- -- -- ----- ----- ------------------------------.. 
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Static switching (eg. INTELSAT V) 
Dynamic switching with microwave switch matrix (eg. INTELSAT VI) 
Dynamic switching with baseband switch matrix 
' Dynamic switching with onboard time and space switches 
Fig. 6.1: Evolution of on-board switching unit 
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INTELSAT V adopts this approach to interconnect its four spot beams at e band [261]. 
This is the simplest way of establishing beam-to-beam interconnections and no advanced 
technology is required on-board the satellite. Since the mechanical microwave switches are slow 
and have a limited lifetime. the channel assignments cannot be changed very often and that is 
why this is called static switching. Although the space segment is simple. the complication has 
moved to the ground segment. Each station is required to perform transponder hopping if it 
wishes to transmit or receive to or from different beams. 
With the static on-board connections. each beam-to-beam interconnectivity path requires 
a dedicated transponder. As the number of beams increases. the minimum number of 
interconnecting links increases as the square of the number of beams. and the number of 
transponders also increases in the same fashion. Also. the bandwidth for each interconnection 
channel will decrease in inverse proportion to the number of beams because each beam only has 
a finite spectrum assigned to it which has to be shared amongst the beams to which it connects. 
Hence. the use of static switching is less attractive as the number of beam increases. 
6.1.2 Dynamic switching with transparent repeaters [262-269] 
A better solution of providing connectivity between the beams is by means of an on-
board microwave switch matrix. This type of satellite system is commonly called satellite-
switched TDMA system (SS-TDMA) and was first described by W.G. Schmidt in 1969 [262]. 
SS-TDMA system will be put into service when INTELSAT VI satellite series is launched in 
1989. 
system configuration and operation 
A simplified SS-TDMA system with three spot beams is shown in Figure 6.4. The 
functional units on-board the satellite are the microwave switch matrix (MSM). distribution 
control unit (DCU) and on-board clock oscillator. The neu controls each individual switch 
module of the MSM and also controls the on-board clock frequency according to the commands 
from the terrestrial communication control centre carried via a TT&e channel. 
Having synchronised with the sse (satellite switching centre) [277]. a station can 
transmit its bursts which must be properly timed to avoid overlapping at the satellite and to 
permit the sse to route the bursts correctly. The routing of uplink bursts to the appropriate 
downlink is achieved through the MSM according to the switch states. A sequence of switch 
------------------------------------------- - -
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states is repeated over a time interval called a switch frame which is equal to the TDMA 
frame. The switch state sequence is transmitted for storage in the off-line memory of the DCU 
via the TT&C subsystem. The off-line memory is always available for switch state information 
update for SSC control. whilst the DCU on-line memory actively controls the MSM. The new 
switch state information is implemented by exchanging the roles of on-line and off-line 
memories. 
For simplicity. only one station per beam is shown in Fig.6.4. If several stations are 
located within a beam. a number of bursts of variable size can be transmitted to the satellite 
within each switch state. The algorithms for scheduling the switch states have been widely 
studied by many researchers [2 70-2 76]. Some of these algorithms have the objectives of 
maximising the time-plan efficiency [270,271] (defined as the ratio between the time actually 
used in the busiest repeater and the frame length needed for time-plan construction). Others 
have the objective of minimising the number of switch states so as to maximise the frame 
efficiency [272] (defined as the ratio of the numbers of data bits available for carrying traffic to 
the total number of data bits available in a TDMA frame). These two objectives, however, 
contradict with each other. For instance, Inukai [271] has shown that the upper bound for the 
number of switch states amongst N beams is N2- 2N + 2 in order to have 100% time-plan 
efficiency. However, this large number of switch states will degrade the frame efficiency. Hence, 
several algorithms are proposed to obtain a compromise between the time-plan efficiency and 
the number of switch states [273,274]. 
microwave switch matrix (MSM) 
The MSM can be implemented in several architectures [266] but the crossbar architecture 
is the most desirable for SS-TDMA applications. As shown in Fig.6.5, each crosspoint consists 
of two directional couplers and one switch placed between the two couplers. The input 
couplers couple radio signal from the input line to the switch which will either pass or block 
the signal flow to the output couplers. Only one switching junction is then used f?r each 
connection and partial matrix switching is possible without interruption of other paths. 
Path-to-path interconnection programming is very simple, requiring only drive control to 
the desired switch junction. A failed switch is easily identified and only one crosspoint is 
affected. Redundancy is easy to implement; the signal may be re-routed to an alternate 
redundant path without difficulty when a faulty crosspoint is located. Also. broadcast mode is 
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Fig. 6.5: Crossbar architecture of MSM 
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an inherent capability of the crossbar architecture. 
The key element in the MSM is the microwave switch because it determines the switching 
speed. insertion loss. isolation. bandwidth. power consumption. mass and reliability of the 
MSM. The well-established technology for microwave switch is the PIN diode. The switching 
capability of the PIN diode is based on two differing impedances when forward or back-biased 
with de ｣ｵｲｲｾｮｴＮ＠ Biasing currents are a few milliamps and switching times are from 100 to 10 
ns between impedances of 20 and 10000. The low insertion loss and high isolation can be 
obtained only at the expense of high holding power. The disadvantages of PIN diode are 
relatively low speed. low isolation. high control power and relatively narrow bandwidth. It is 
also bulkier due to high power and complex control circuitry. The processing. reliability and 
cost of PIN diode switches are acceptable and they have been adopted in the INTELSAT VI 
design. 
A more promising device for use in a large microwave switch is the dual gate GaAs FET 
switch. This FET has two parallel gates .. between source and drain. One gate is used to inject the 
signal and the other to control the switching. The output signal is coupled to the load from the 
drain. By varying the de control voltage on the second gate. the RF gain can be changed from 
over lOdB gain to greater than 30dB loss in less than lOOns. Since drivers are not needed. the 
control power is low. In addition, the de control port is physically isolated from the RF input 
and the output, thus minimising the electrical interaction between them. Compared to other 
switching devices, the dual-gate FET is considered to be the most suitable and much effort has 
been expended to develop it [265-267]. 
advantages 
One significant advantage of placing a switch matrix onboard the satellite, over static 
switching, to achieve full connectivity amongst the multiple beams is the reduction of the 
number of transponders required. Each N x N dynamic switch matrix can provide full 
connectivity amongst N beams with N transponder links. whereas with a static switch, a 
transponder must be dedicated to each of N21inks. In practice. the number of transponder will 
be more than N because today·s technology cannot implement the transponder to serve the 
entire bandwidth which is very wide. The bandwidth may be divided into m channels and 
hence m x N transponders are required. 
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With on-board switching, the ground stations are no longer required to perform 
transponder hopping in order to gain access to the various down-beams of a multi-beam 
system. This, certainly, will simplify the design of earth stations and make them become 
cheaper and smaller. 
A dynamic switch matrix is also more fl.exible than static switching. With dynamic 
switching, the capacity on individual interconnecting links can be adjusted in small increments 
(e.g. one voice channel) by modifying the duration of the dwell times of the interconnecting 
switch states. On the other hand, the increments for static switching is the capacity of one 
transponder. A dynamic switch is then able to fine tune the interconnecting link capacities to 
provide better traffic fill efficiency. 
Broadcasting mode is available in dynamic switching but not in static switching. The 
visibility limitation inherently existed in multi-beam system is then eliminated in dynamic 
switching system. This point is important because the number of reference stations can be kept 
to two (one acts as standby). as in the global system. With static switching. cooperative 
synchronisation method is usually required due to the restricted visibility and hence reference 
stations must be installed in each beam. Since reference stations are more complex and 
expensive. the overall system system cost will be lower if fewer reference stations are needed. 
6.1.3 Dynamic switching with regenerative repeaters 
The advantages of having regenerative repeaters have been detailed in section 2.5. In the 
regenerative satellite. on-board demodulation and remodulation of the RF carriers allow the 
possibility of performing switching at baseband. Such a system is usually referred to as 
regenerative SS-TDMA satellite in which a baseband switch matrix (BSM) instead of MSM is 
utilised to perform the switching. The development of BSM . has been described by several 
authors in the past several years [278-281] and an experiment is planned in the Italsat satellite 
[282]. Conceptually, the functions of MSM and BSM are the same and the advantages of 
SS/TDMA still persist in the regenerative SS/TDMA system. In addition, the BSM has some 
other advantages over MSM 
As the number of beams increases, the number of crosspoints of a switch matrix will 
increase as the square of the number of beams. A MSM will become too heavy and consume too 
much power. The use of MSM to provide full connectivity in a multi-beam system will then 
be restricted in these circumstances. Since the BSM is operated at baseband, it may prove 
---------------------------------------- ---- -- -----
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advantageous to the MSM. Advanced VLSI technology can integrate the BSM in chips which 
will significantly reduce the mass and power consumption of the switch matrix. Also. high 
power control and interface circuitry is not required by the BSM. A further advantage of BSM 
is that it can introduce processing and data insertion functions into the switch. For instance. 
on-board generated data such as preambles. control bits. bit stuffing can be inserted into any 
one of the downlink data streams. 
6.1.4 Dynamic switching with regenerative repeaters and on-board time switch 
Adopting the terminology used in the terrestrial switching network to describe the 
satellite switching network. the on-board baseband switch matrix is equivalent to a space 
switch whilst the functions of time switch are performed by the TDMA terminals situated in 
each earth station. It is analogous to the common terrestrial TST switching configuration with 
the space switch aloft in the sky and the time switches on the ground. In order to further 
simplify the design of earth station. it is necessary to include more intelligence in the next 
generation satellite systems. Incorporating the time switches on-board the satellite to form a 
baseband switch is then a logical move in the evolution of the on-board switching unit. It is 
conceived that the innovative idea of having an entire switchboard in the sky can be realised in 
the next generation advanced on-board processing satellite. This type of advanced on-board 
switching unit is being studied by the author [283] and similar research activities are also going 
on in various laboratories around the world [284-291, 297-299]. The numerous advantages of 
including time switch in the ＭｾｮＭ｢ｯ｡ｲ､＠ baseband switch are discussed in the following sections. 
From here onwards. the term baseband switch refers to the switching unit with onboard time 
switch. 
advantages 
( 1) Higher frame efficiency 
With only the space switch placed on the satellite. each earth station must transmit 
several bursts. one for each connected downlink. It may not even be possible to transmit all 
the traffic to one downlink in one burst. Owing to the restriction of the switching time plan. 
contiguous time slots may not be found to complete the transmission. On the other hand. the 
availability of on-board time switch allows a station to group all its traffic to different 
downlinks and to transmit it in one burst per frame. Since guard times and preambles are 
added between bursts. frame efficiency will be degraded if the number of bursts increases. 
..... . . --·- -------
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Fig.6.6 illustrates the frame efficiency versus the number of earth stations per TDMA carrier 
for different on-board switch configurations and different channel speeds. It is assumed that 
there are 14 downlinks. 250 bits are used for preambles and guardtimes in each burst. and the 
frame period is 20ms. This illustrates the worst case because it is assumed that all the stations 
will have traffic to all the downlinks in every frame. As the number of stations increases, the 
frame efficiency of a satellite system with only an on-board space switch drops dramatically to 
nearly zero. Hence. the conventional SS/TDMA satellite system is only suitable to support a 
high bit rate heavy trunking traffic associated with major metropolitan areas. For system with 
many users such as the business mission proposed in chapter three. a baseband switch is 
necessary to handle the individual voice and date traffic associated with thin trunks and user 
premises service. 
(2) Improved time plan efficiency 
As mentioned in 6.1.2. the time plan efficiency for SS/TDMA system can be made to be 
100% at the expense of having more bursts per frame which will reduce the frame efficiency. 
Otherwise. the time plan efficiency is usually 75-80%. This tradeoff between time plan 
efficiency and frame efficiency disappears for system with an on-board baseband switch. As 
long as the baseband switch is nonblocking. the time plan efficiency will be 100% since the on-
board time switch allows the uplink and downlink time plans to be independent. The uplink 
bursts may handle data in any order and different uplink bursts may handle traffic to the same 
destination beam or station simultaneously. 
(3) Improved delay/throughput performance 
For SS/TDMA. traffic from beam A can be transmitted to beam B only when there are 
time slots in which both the uplink from beam A and the downlink to beam B are free. 
However. with an on-board time switch. this can be done as long as there are any free time 
slots in the uplink and downlink. not necessarily at the same slot. The delay/throughput 
performance of the system for packet switching is also improved and it is improved further if 
there is on-board scheduler to deal with the requests [292]. 
(4) On-board bit rate conversion 
Time switches are usually realised as memory buffers. Bit rate conversion can be readily 
implemented with the aid of these buffers. With on-board bit-rate conversion. it is now 
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possible to assign lower bit-rate carriers to low traffic beams and hence the fill efficiency of the 
system can be optimised. Also. the satellite system can support different classes of users. Low 
traffic users can access the low bit-rate carriers with low rate terminals which are cheaper and 
smaller due to the lower RF power requirements. Since different types of traffic (e.g. voice. data 
and video) can be mixed. the satellite system can integrate easily with the terrestrial Integrated 
Services Digital Network (ISDN) [284]. 
(5) Demand-assignment techniques 
Demand-assingment techniques are an effective way to cope with the variable traffic 
patterns amongst the users as the satellite capacity is dynamically assigned to the users 
according to the traffic fluctuation. When a satellite has only a space switch. a switching unit 
is a burst and burst reallocation in the TDMA frame can be made only after all the channels in 
a burst become free. However. by using of baseband switching. any free channel can be 
allocated to any user and a higher performance dynamic link allocation can be realised. 
(6) Cheaper earth terminals 
Finally. another important advantage is the reduction in the complexity of the earth 
terminals. This permits the traffic terminals to be smaller and cheaper. This point is essential to 
a system with many users. such as the proposed business system. so that the small users cari 
afford to buy the terminals located in their premises. 
6.2 Baseline deftnition of the proposed on-board baseband switch 
An advanced on-board processing business satellite system for an European coverage is 
proposed in chapter three. The heart of the advanced payload is a on-board baseband switch 
which provides full connectivity between the spot-beams covering Western Europe. The 
baseline definitions of the baseband switch are first established before any development work is 
described. 
(1) For the proposed business mission. there are 2 x 8Mbps TDMA channels. 8 x 2Mbps TDMA 
channels and 3 70 x 64kbps SCPC channels per beam in the uplink. The same number of 
channels are used in the downlink but TDM channels are used instead of TDMA or SCPC. 
There are effectively 14 beams since 13 spot-beams and a pool of switchable channels are 
adopted. As shown in Fig.6. 7. the 4 x 2Mbps TDM channels from the uplinks are 
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multiplexed onto 8Mbps TDM channels whilst every 128 x 64kbps SCPC uplink channels 
are transmultiplexed onto a 8Mbps TDM channel before entering the switch. Conceptually. 
the baseband switch is required to switch 98 x 8Mbps TDM channels and the throughput 
of the switch is thus 784Mbps. 
(2) The signal entering the switch is in the form of a digital data stream. It is assumed that 
before entering the switch all the channels are synchronised and all the signaling bursts. 
preambles. guard times are removed: only the data blocks plus the control headers are sent 
to the switch. 
(3) The baseband switch is able to switch any data block from any one of the 98 inputs to any 
one of the 98 outputs. The size of one data block is 1280 + x bits; where x is the size of the 
control header. 1280 bits is chosen because with 20ms TDMA frame period one 64kbps 
elementary channel can transmit 1280 bits. 
(4) Bit rate conversion is inherent in the baseband switch. For instance. data blocks from the 
64kbps SCPC channels can be switched to any one of the data blocks inside the 8Mbps or 
2Mbps channel in the downlink; or vice versa. 
(5) The internal blocking probability of the switch is zero or very close to zero which implies 
that a time slot in any uplink must be able to be switched to any downlink as long as 
there is empty slot in that downlink. 
(6) Demand assignment will be adopted by the business satellite and the baseband switch is 
designed in such a way that the switching patterns can be rearranged in every frame. 
Although the switch is designed in this way. it is still dependent on whether the network 
control unit (NCU) can generate a new switching patterns for every frame according to the 
requests. Ideally. the NCU is placed on-board the satellite but in the first phase of the 
development it will probably be placed on the ground. However. this decision will not 
affect the design of the baseband switch. The NCU will process all the requests from all 
the stations and generate the switching table. The speed of generating the switching table 
will depend on the processing power of the processors and also the semiconductor 
technology utilised to implement the NCU. Even though todays technology may not allow 
the NCU to rearrange the switching pattern to generate a new switching table in every 
frame. future technology may permit the NCU to do so. 
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(7) The philosophy behind the design of the baseband switch is to treat it as a standalone unit 
and to be easily interfaced to other blocks. Hence the payload designers can regard the 
switch as a black box when they design the other parts of the satellite payload. 
6.3 Possible architectures for the on-board baseband switch 
6.3.1 space switch 
Time slot switching between different TDM channels can be achieved by one single stage 
of space switch as shown in Fig.6.8. Each TDM channel is demultiplexed to obtain the 
individual elementary channels which make up the TDM channel. The switching between all 
the elementary channels from all the TDM channels is done by the space switch. At the 
outputs of the space switch. multiplexers are used to group the switched outputs together to 
form a TDM channel. This is the most primitive way of performing time-division switching 
and the architecture is very simple. If it was adopted in the proposed baseband switch then 
the number of inputs to the space switch would be 98 x 100 = 9800; assuming 100 elementary 
channels in each 8Mbps TDM channel. A space switch of 9800 x 9800 is incredibly large. It is 
certainly impossible to be place such a switch on-board the satellite and this simple 
｡ｲｾｨｩｴ･｣ｴｵｲ･＠ will not be considered in the development phase. 
6.3.2 time-space-time switch (T-S-T) [257] 
In order to reduce the size of the space switch described above. time switches are 
introduced at the input and output of the space switch to form a T -S-T switching configuration 
which is the common switching structure found in the modern terrestrial digital telephone 
exchange. 
Fig.6.9 illustrates the general structure of a time switch whose function is to interchange 
data between the different time slots of one TDM channel. This is accomplished by firstly 
writing sequentially the contents of each time slot from the incoming TDM channel into am x 
n time stage data memory. This store is then read with the addresses supplied by the time stage 
connection memory. Each location of the connection memory corresponds to one time slot in 
the outgoing TDM channel and the content of each location is used to address the time state 
data memory to read out its contents. When the connection memory is scanned sequentially. 
time slots already stored in the time stage data memory are read out to form the outgoing 
TDM channel. In this way. the time slots within a TDM channel is rearranged. This operation 
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is clearly explained in Fig.6.9. 
A space switch is used to route traffic from one TDM channel to another TDM channel. 
Fig.6.10 illustrates the simplified structure of a space switch with 5 TDM channels. Each of 
the switch verticals corresponds to an outgoing channel and is associated with a connection 
memory which controls the operation of the electronic crosspoints on the particular vertical. 
ｃｯｮｮ･｣ｴｾｯｮｳ＠ are established by cyclically scanning the connection memory and reading out the 
address held in each of the store locations. The address read from any one store location 
indicates which of the crosspoints belonging to the vertical is to be operated during the 
corresponding time-slot period. Hence, the time slots of a particular outgoing TDM channel can 
consist of time slots coming from different incoming TDM channels. 
It is possible to use various combinations of time and space switch e.g. T -S, S-T or T -S-T 
etc. The limitation of space switch is that a connection can be established as long as the same 
time-slot is available on both the incoming and outgoing paths. The addition of time switch can 
solve the problem because it involves the storage and delaying of each time-slot of an incoming 
channel by an integral number of time-slot periods until incoming and outgoing time-slot 
match. However. TS or ST switches will have the problem of blocking. For example, consider a 
TS switch in which time-slot 1 of input highway I is to be connected to the only remaining free 
time slot. say time-slot 10 on output highway II. This requires that at the output of time 
switch 1. time slot 10 is free. If it is already in use. then the connection will be blocked. This 
problem can be eased by cascading three stages. Although both TST or STS are suitable. TST is 
preferred because time switch consists mainly of memory units. and hence is easy to build 
especially using modern VLSI technology. 
Fig.6.11 shows the main components required to implement the proposed baseband T-S-T 
switch. The serial data from each TDM channel is first transformed into parallel form by the 
8-bit serial to parallel shift register. Data coming out of the shift register is sequentially 
written into the 160k-bit time stage data memory which is large enough to store one frame 
period (20ms) of data and is implemented by byte-wide memory chips. A latch is added to the 
data port of the memory chips to separate the incoming and outgoing data paths. Low bit rate 
channels are multiplexed into one 8Mbps channel before they are written into the time stage 
data memory. These memories are written and read alternatively and the origin of the address 
is determined by the selector. The selector is just a n stage 2:1 multiplexer where n is the 
number of addressing lines of the data memory. The addressing lines of the data memory are 
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scanned by the control unit when data is written into the memory. During reading. the address 
comes from the time stage connection memory which can also be written and read 
alternatively so that it can be updated by the control unit. 
In order to reduce both the size of the space switch and the number of connections 
between the time and space switches. four time stage outputs are multiplexed to form a higher 
speed data bus which is connected to the space switch. In this way. a 25 x 25 space switch is 
required instead of 98 x 98. 
Data in one time slot will occupy more than one location in the data memory. When 
reading out one time slot. the connection memory only provides the starting address of that 
time slot. The rest is provided by a counter. It is first set to the value of the starting address 
and the address of other locations within that time slot is obtained by incrementing. Since four 
time stages are governed by one connection memory. a 2:4 decoder is required to select which 
data memory being used at certain moment. 
The data streams emerging from the time switch are then sent to the space switch. This is 
implemented by multiplexers. each associated with a connection memory which stores which 
input of the multiplexer is connected to the output at each time slot period. The data coming 
out of the space switch is then written into the data memory in the last stage of the T-S-T 
switch which performs similar operation as the first stage. Data being read out from the data 
memory is sent to the modulator and is transmitted back to the ground. 
All operations within the T-S-T switch are supervised by the control unit which needs to 
communicate with the network control unit which supplies the switching tables to the switch. 
The first stage switching tables control the rearrangement of the time slots of each TDM 
channels so that each time slot can be routed to the desired downlink channel. The final stage 
switching tables control the rearrangement of the time slots of each downlink TDM channel. 
6.3.3 memory switch 
The basic functional operation of a memory switch is shown in Figure 6.12. Individual 
TDM channels are multiplexed and demultiplexed in a fixed manner to establish a simple TDM 
link for each direction of travel. A simple time stage is utilised to perform digital switching by 
writing data into. and reading data out of a single memory. The memory switch is a one stage 
network although it performs the same functions as the STS switch. This is because the 
TOM 
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interface between the time stage and the space stage is combined by means of a high speed bus. 
The detailed operation of the memory switch can be described with the aid of Figure 6.13. 
To make it easier to explain, a switch with only three TDM channels is illustrated. It is 
assumed that the data memory has a width of x bits and it requires three memory locations to 
store one time slot. The data from the input TDM channels are firstly shifted into the x-bit 
serial-in parallel-out (SIPO) shift registers. When· these registers are full, the contents from all 
the SIPO registers are loaded into the x-bit 'input' latches. The data stored in these latches is 
then written into the data memory sequentially. A counter is used to provide the address for 
the data memory and also the content of the counter is decoded to select which 'input" latch 
output is enabled at a certain moment. As shown in Figure 6.13. there is another connection 
memory whose contents are the address of a certain location in the data memory and the 
content of this location will be read out to the 'output' latch. This data memory is written and 
read alternatively. The reQ.d/write cycle of the data memory and connection memory is shown 
in Figure 6.14. When the data from the 'input' latch is written into . t4e data memory. the 
connection memory must be read simultaneously to obtain the address of that location in the 
data memory which will be read after the writing cycle of the data memory. When all of the 
'output' latches are full. their contents are loaded into the parallel-in serial-out (PISO) shift 
registers. The data from the PISO registers is then shifted out. 
Fast memory is the main requirement of this memory switch. The memory must be fast 
enough to allow all the data from the 'input' latch to be written into the data memory before 
the SIPO registers are full. Hence. the speed of the memory will determine how many TDM 
channels can be switched by this switching architecture. 
Figure 6.15 illustrates how the memory switch can be used in the business mission. The 
data from the synchronised 8Mbps TDM channels is shifted into the input SIPO registers 
directly. A multiplexer is required to group four synchronised 2Mbps TDM channels into one 
8Mbps channel which is then entered into the input shift register. The output from the 
transmultiplexer is passed through a formatter whose function is illustrated in the diagram. 
When the input shift registers are full. their contents are loaded into the 'input" latches. Under 
the control of a counter. the content of each "input' latch is written into the data memory 
sequentially. There is another connection memory. storing the addresses of the data memory 
whose contents are read out to the 'output' latches. This operation is quite similar to that of 
the time switch. The content from the 'output' latches will be loaded into the output shift 
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registers. Demultiplexers are then required to retrieve the 2Mbps channels. 
The data memory in this architecture is large enough to store one frame of data from all 
the TDM channels. i.e. 98x8Mx20ms = 15.68Mbits. This data memory must be fast enough to 
ensure that the contents of all the ·input" latches are written into the memory before the input 
shift registers are full. If we assume that the memory width is 16 bits and the memory is 
written and read alternatively. the required access time is 16/8M x 1/98 x 1/2 = tOns. There 
are 2 ways to relax the memory access time. The first one is to use 2 sets of data memory 
working ping-pong mode, but this is not a good solution here because the data memory is very 
large. The second one is to increase the memory width as illustrated in Table 6.1. The impact 
of using wider memory on the whole design is then: 
slower memory can be used 
longer shift registers are required 
a larger buffer is required by the frame formatter 
the connection memory is smaller because memory has smaller addressing range. 
6.4 Comparison between T-S-T switch and memory switch 
In order to choose a suitable switching structure for the proposed baseband switch, a 
comparison between T-S-T switch and memory switch has been done. The criteria needed to be 
considered in designing a switching network are generally size. blocking probability. capacity 
and extension facilities and reliability. The comparisons based on these criteria are discussed 
below. 
(1) Mass and power 
The mass and power requirements are the two crucial factors affecting the design of 
satellite payloads which are often restricted by the limited mass and power consumption. 
Hence, an estimation of the chip-count and power consumption required by the two types of 
switching structure has been done. The technology baselines used in the estimation are shown 
in Table 6.2 and they are based on the study described in chapter four. At present, 3 p,m ECL 
and 2.5 p,m CMOS technology are mature and have been on the market for several years. 2 p,m 
ECL and 1.25 p,m CMOS technology have been available for about a year and it is expected 
that space qualified parts will be available in the early nineties. Also, gate array technology is 
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Memory Organisation Access speed (ns) 
980k X 16 10 
480k X 32 20 
245k X 64 40 
122.5k X 128 80 
Table 6.1: Memory requirements for the memory switch used in 
the proposed business mission 
Technology Gate PDP 
delay (ns) (pJ) 
3,um ECL 0.6 2.2 
2,um ECL 0.15 0.3 
2.5,um CMOS 1.25 5 
1.25,um CMOS 0.7 0.72 
For ECL, output buffer dissipation 
For CMOS, output buffer dissipation 
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Power/ Gates Gates No. of layers 
per gate per mm2 per 7mm.sq. of metallisation 
3.6mW (at min. delay) 59 2,500 TWO 
2m W (at min. delay) 125 5,000 THREE 
5,uW/MHz 616 20,000 THREE 
0.72,u W /MHz 1500 85,000 THREE 
2(output capacitance)(supply volt)(logic swing)(freq) 
2 (25pF) (5V) (0.8V) (freq) 
0.2mW/MHz 
(output capacitance)(supply volt)2(freq) 
(25pF) (5)2 (freq) 
0.625 m W /MHz 
Table 6.2: Technology baseline used in the power and chip-count estima-
tion for the T -S-T switch and memory switch 
-282-
assumed in the estimation because. as explained in chapter four. it is suitable for low volume 
production. 
The estimation done for the T-S-T switch (Fig.6.11) is described first. Table 6.3 shows 
the equivalent gate counts required to implement the main components of the T-S-T switch 
and they are based on the information given in the Plessey report [58] which describes a study 
on VLSI technology done under ESA contract. 
implemented by 3 p.m ECL gate arrays and CMOS memory 
The estimation is illustrated in Table 6.4. Owing to the low gate complexity of ECL 
technology. all the memories cannot be included in the gate arrays and external CMOS memory 
chips are utilised. It is found that about 1250 gates and 85 input/output pins are required to 
implement four time stages. One time stage data memory is implemented by one 32k x 8 
memory whilst the connection memory is implemented by three 512 x 8 memories. Hence. 8 
chips consuming 3.6W are required to implement four time stages. For the space switch. 
connection memory is also implemented by external memory and nine space stages will require 
1250 gates and 85 input/output pins. With these partitions. the total number of chips and 
power required by the whole switch are 428 chips and 190W respectively. 
implemented by 2 p.m ECL gate arrays and CMOS memory 
Although the chip complexity of 2 p.m ECL is higher than that of the 3 p.m one. it is still 
not possible to include any memory inside the gate array. Also. the limited number of 
input/output pins will restrict the inclusion of more time stages or space stages into the gate 
arrays. Hence. the same circuit partitions as the one adopted by 3 p.m ECL are used in this 
case. The number of chips required to build the whole switch remains the same, i.e. 428 chips 
but the power consumption is reduced to 136W. This estimation is shown in Table 6.5. 
implemented by 2.5 p.m CMOS gate array and CMOS memory 
2.5 p.m CMOS gate array has higher chip complexity than ECL technology and it is 
possible to include the connection memory with four time stages inside one gate array chip. The 
data memory ·is still implemented by external memory. The inclusion of connection memory 
into the gate array has reduced the chip-count significantly. For the space switch. the 
connection memory is small and it can also be included into the gate array. Four space stages 
can be implemented by one gate array chip. As shown in Table 6.6. the power and chip-count 
... ·- ... ····-----------------------------'""'! 
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for the whole T-S-T switch are 98W and 257 chips respectively. It can be noted that when 
compared with ECL technology the chip-count is almost reduced to half but the power. being 
dominated by the data memory. is only reduced slightly. 
implemented by 1.25p.m CMOS gate array and CMOS memory 
The chip complexity of 1.25 p.m CMOS technology can be as high as 85.000 gates but the 
data memory is still considered to be too large to be included in the gate array chip. However. 
it is possible to put 12 time stages in one chip and also 13 space stages in one chip. Table 6.7 
shows the power and chip-count estimation. Since there is no change in the implementation of 
the data memory. the power and chip-count are only reduced slightly to 92W and 236 chips 
respectively when compared with 2.5 p,m CMOS technology. 
Similar estimates have been done for the memory switch (Fig.6.15) and will be mentioned 
in the following paragraphs. The number of gates required to implement the different stages of 
the memory switch is illustrated in Table 6.8 and both the data memory and connection 
memory are implemented by high density memory chips. 
implemented by 3 p,m ECL gate array and CMOS memory 
As shown in Table 6.8. gate arrays are utilised mainly to implement the registers. The 
length of the registers required is 128 bits but in order to reduce the number of input/ output 
pins. each gate array will only implement 64-bit registers. A 128-bit register is formed by 
cascading two 64-bit registers. The gate complexity of 3 p,m ECL is low and one chip can only 
accommodate four 64-bit registers. Many chips are required to implement all the registers. 
Although 64 memory chips are needed to implement the data memory. only 16 chips are 
active at one time and the remainder can be placed in standby mode which consumes negligible 
power. The power consumed by the data memory is only 6.4W. Table 6.9 shows that the 
power and chip-count required to implement the memory switch using 3 p,m ECL technology 
is 383W and 267 chips respectively. 
implemented by 2 p,m ECL gate array and CMOS memory 
Using 2 p,m ECL technology. eight 64-bit registers can be built in one gate array chip and 
hence the chip-count is almost reduced to half. As shown in Table 6.10. the power and chip-
count required to implement the memory switch is 111W and 171 chips respectively. 
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Function Gate equivalent 
Serial to parallel register 6 gates/bit 
Parallel to serial register 6 gates/bit 
Latch 5 gates/bit 
2 to 1 selector 4 gates/stage 
2 to 4 decoder 12 gates 
15-bit counter 200 gates 
25 to 1 multiplexer 115 gates 
1kSRAM 1.5k gates 
Table 6.3: Gates required to implement some circuit functions 
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3p.m ECL technology: 
Assuming all gates work at 2ns: 
Output buffer dissipation: 
For time switch: 
PDP= 2.2 pJ 
1.1mW/gate 
0.2mW/MHz 
requiring 1250-gate array with 85-I/0 pins to implement 4 stages. excluding 
memory 
and number of output buffers at 1MHz 
5MHz 
32MHz 
49 
15 
1 
data memory implemented by 32k X 8 memory chips. each consuming 400m W 
connection memory implemented by three 512 X 8 memory chips. each consuming 
200mW 
power consumed by 4 time stages 
1250 X 1.1mW + 49 X 0.2mW + 15 X 5 X 0.2mW + 32 X 0.2mW + 4 X 
400mW + 3 X 200mW 
3.6W 
power consumed by one time switch 
3.6 X 25 
90W 
number of chips required by one time switch 
8 X 25 
200 
For space switch: 
requiring 1250-gate array with 85-I/0 pins to implement 9 stages. excluding 
memory 
and number of output buffers at 32MHz 9 
4MHz 45 
connection memory implemented by 512 X 8 memory chips. each consuming 
200mW 
power consumed by 9 space stages 
1250 X 1.1mW + 9 X 32 X 0.2mW + 45 X 4 X 0.2mW + 9 X 200mW 
3.27W 
power consumed by whole space switch 
3.27 X 3 
9.8W 
number of chips required by space switch 
3 + 25 
28 
Overall T-s-T switch: 
power= 90 + 9.8 + 90 ｾ＠ 190 Watts 
chip-count = 200 + 28 + 200 = 428 chips 
Table 6.4: Power and chip-count estimation for implementing the T -S-T 
switch using 3p.m ECL gate arrays and CMOS memory chips 
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2p.m ECL technology: 
Assuming all gates work at lns: 
Output buffer dissipation: 
For time switch: 
PDP= 0.3 pJ 
0.3mW/gate 
0.2mW/MHz 
requiring 1250-gate array with 85-I/0 pins to implement 4 stages, excluding 
memory 
and number of output buffers at lMHz 49 
5MHz 15 
32MHz 1 
data memory implemented by 32k X 8 memory chips. each consuming 400m W 
connection memory implemented by three 512 X 8 memory chips. each consuming 
200mW 
power consumed by 4 time stages 
1250 X 0.3mW + 49 X 0.2mW + 15 X 5 X 0.2mW + 32 X 0.2mW + 4 X 
400mW + 3 X 200mW 
2.6W 
power consumed by one time switch 
2.6 X 25 
65W 
number of chips required by one time switch 
8 X 25 
200 
For space switch: 
requiring 1250-gate array with 85-I/0 pins to implement 9 stages. excluding 
memory 
and number of output buffers at 32MHz 9 
4MHz 45 
connection memory implemented by 512 X 8 memory chips. each consuming 
200mW 
power consumed by 9 space stages 
1250 X 0.3mW + 9 X 32 X 0.2mW + 45 X 4 X 0.2mW + 9 X 200mW 
2.27W 
power consumed by whole space switch 
2.27 X 3 
6.8W 
number of chips required by space switch 
3 + 25 
28 
Overall T-8-T switch: 
power= 65 + 6.8 + 65 ::::::: 137 Watts 
chip-count= 200 + 28 + 200 = 428 chips 
Table 6.5: Power and chip-count estimation for implementing the T -S-T 
switch using 2p.m ECL gate arrays and CMOS memory chips 
- -- -- ---- -------------------------r 
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2.5p,m CMOS technology: 
Output buffer dissipation: 
assuming operating frequency 
5p, W /gate/MHz 
0.625mW/MHz 
1MHz for time switch 
= 16MHz for space switch 
For time switch: 
requiring 16k-gate array with 80-I/0 pins to implement 4 stages, excluding data 
memory 
and number of output buffers at 1MHz 32 
· 5MHz 15 
32MHz 1 
data memory implemented by 32k X 8 memory chips. each consuming 400m W 
power consumed by 4 time stages 
16000 X 5p,W + 4 X 400mW + 32 X 0.625mW + 32 X 0.625mW + 5 X X 15 X 
0.625mW 
1.77W 
power consumed by one time switch 
1.77 X 25 
44.25W 
number of chips required by one time switch 
5 X 25 
125 
For space switch: 
requiring 16000-gate array 45-I/0 pins to implement 4 stages, including memory 
and number of output buffers at 32MHz 4 
power consumed by 4 space stages 
16000 X 5p,W X 16 + 32 X 0.625mW X 4 
1.36W 
power consumed by whole space switch 
1.36 X 7 
9.5W 
number of chips required by space switch 
7 
Overall T-8-T switch: 
power= 44.25 + 9.5 + 44.25:::::: 98 Watts 
chip-count= 125 + 7 + 125 = 257 chips 
Table 6.6: Power and chip-count estimation for implementing the T -S-T 
switch using 2.5,u.m CMOS gate arrays and CMOS memory 
chips 
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1.25p.m CMOS technology: 
Output buffer dissipation: 
assuming operating frequency 
0. 72p. W /gate/MHz 
0.625mW/MHz 
1MHz for time switch 
= 16MHz for space switch 
For time switch: 
requiring 50k-gate array with 185-I/0 pins to implement 12 stages. excluding 
data memory 
and number of output buffers at 1MHz 96 
5MHz 45 
32MHz 3 
data memory implemented by 32k X 8 memory chips. each consuming 400m W 
power consumed by 12 time stages 
50000 X 0.72p.W + 12 X 400mW + 96 X 0.625mW + 45 X 5 X 0.625mW + 3 X 
32 X 0.625mW 
5W 
power consumed by one time switch 
5X9 
45W 
number of chips required .. by one time switch 
13 X 9 
117 
For space switch: 
requiring 52000-gate array with 55-I/0 pins to implement 13 stages. including 
memory 
and number of output buffers at 32MHz 13 
power consumed by 13 space stages 
52000 X 0. 72p. W X 16 + 32 X 0.625m W X 13 
0.86W 
power consumed by whole space switch 
0.86 X 2 
1.72W 
number of chips required by space switch 
2 
Overall T-8-T switch: 
power= 45 + 1.72 + 45 ｾ＠ 92 Watts 
chip-count = 117 + 2 + 117 = 236 chips 
Table 6.7: Power and chip-count estimation for implementing the T-S-T 
switch using 1.25,am CMOS gate arrays and CMOS memory 
chips 
.. ------ -- -------------------------'""""! 
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implemented by 2.5 p,m CMOS and CMOS memory 
CMOS technology provides much higher gate complexity. Forty 64-bit registers can be 
built in one gate array chip. Hence. the number of chips required to implement the register 
stages is reduced significantly. Table 6.11 shows that it requires 29.5W and 91 chips to build 
the memory switch. 
implemented by 1.25 p,m CMOS and CMOS memory 
1.25 p,m technology has a very high gate complexity and it is possible to build one 
hundred 64-bit registers in each gate array chip. It takes only 2 chips to implement each 
register stage. However. the total number of chips required to build the switch is dominated by 
the data memory and is only reduced slightly to 75 chips. As shown in Table 6.12. the power 
required is lOW. 
The above power and chip-count estimates done for the T-S-T switch and memory switch 
are summaried in Table 6.13. These estimates are very rough and several things such as 
redundant units. control unit. frame formatters for the SCPC channels and 
multiplexers/ demultiplexers for the 2Mbps TDM channels have not been taken into account. 
However. the relative size of these two switching configurations is shown in these figures. The 
T-S-T switch consists of 196 time stage data memories. Even though one memory chip can 
implement one data memory. 196 chips are needed. Moreover. all these chips are active at the 
same time and they consume much power. Hence. high complexity gate arrays cannot reduce 
the power and size of the T-S-T switch further. The size of the memory switch is also 
dominated by the sixty-four memory chips required by the data memory. Unlike the T-S-T 
switch. only 16 chips are active at one time and the power consumption is less. 
In future, if higher density memory chips such as lMbit SRAM are available. the size of 
the memory switch can be further reduced. However. this does not apply to the T -S-T switch 
because each data--· memory needs to be implemented by individual memory chip and cannot 
make fully use of the high density memory chips. 
(2) Reliability 
Reliability is one of the major concern in designing any part of the satellite payload which 
cannot be repaired if any faults occur during its lifetime. Hence, the reliability of the two 
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Function Gates Input pins Output pins 
Input shift register 76k 98 128 (98k X 128 bits) 
Output shift register 76k 128 98 (98k X 128 bits) 
Input holding register 76k 128 128 (98k X 128 bits) 
Output holding register 76k 128 128 (98k X 128 bits) 
Data memory implemented by 64 32kx8 memory 
(125k X 128) chips each consuming 400m W 
Connection memory implemented by 3 32kx8 memory 
(12.25k X 24) chips each consuming 400m W 
Table 6.8: Gates and memory chips required to implement the memory 
switch 
... - -·· ···----- - ------------------------, 
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3p.m ECL technology: 
Assuming all gates work at 2ns: 
Output buffer dissipation: 
For input shift register stage: 
PDP= 2.2 pJ 
1.1mW/gate 
0.2mW/MHz 
requiring 1.6k-gate array with 70-I/0 pins to implement 4 64-bit registers. and 
number of output buffers at 8MHz = 64 
power consumed by one gate array 
1600 X 1.1mW + 64 X 0.2mW X 8 = 1.9W 
power consumed by the input shift register stage 
1.9 X 50= 95W 
number of chips required by the input shift register stage 
50 
For input holding register stage: 
requiring 1.6k-gate array with 130-I/0 pins to implement 4 64-bit registers and 
number of output buffers at 8MHz = 64 
power consumed by one gate array 
1600 X 1.1mW + 64 X 8 X 0.2mW = 1.9W 
power consumed by the input holding register stage 
1.9 X 50= 95W 
number of chips required by the input holding register stage 
50 
Output holding register stage: 
same as the input holding register stage 
Output shift register stage: 
requiring 1.6k-gate array with 70-I/0 pins to implement 4 64-bit registers and 
number of output buffers at 8MHz = 4 
power consumed by one gate array 
1600 X 1.1mW + 4 X 0.2mW X 8 = 1.8W 
power consumed by the output shift register stage 
1.8 X 50= 90W 
number of chips required by the output shift register stage 
50 
Data memory: 
implemented by 64 32kx8 memory chips but only 16 chips are active at one time 
power consumed by data memory 
16 X 400mW = 6.4W 
Connection memory: 
implemented by 3 32kx8 memory chips 
power consumed by connection memory 
1.2W 
Overall memory switch: 
power= 95 + 95 + 95 + 90 + 6.4 + 1.2 ｾ＠ 383 Watts 
chip-count = 50 + 50 + 50 + 50 + 64 + 3 = 267 chips 
Table 6.9: Power and chip-count estimation for implementing the memory 
switch using 3,am ECL gate arrays and CMOS memory chips 
-292-
2p, m ECL technology: 
Assuming all gates work at 2ns: 
Output buffer dissipation: 
For input shift register stage: 
PDP= 0.3 pJ 
0.3mW/gate 
0.2mW/MHz 
requiring 3.2k-gate array with 75-1/0 pins to implement 8 64-bit registers, and 
number of output buffers at 8MHz = 64 
power consumed by one gate array 
3200 X 0.3mW + 64 X 0.2mW X 8 = 1W 
power consumed by the input shift register stage 
1 X 26=26W 
number of chips required by the input shift register stage 
26 
For input holding register stage: 
requiring 3.2k-gate array with 130-1/0 pins to implement 8 64-bit registers and 
number of output buffers at 8MHz = 64 
power consumed by one gate array 
3200 X 0.3mW + 64 X 8 X 0.2mW = 1W 
power consumed by the input holding register stage 
ｾＭ 1X26=26W 
number of chips required by the input holding register stage 
26 
Output holding register stage: 
same as the input holding register stage 
Output shift register stage: 
requiring 3.2k-gate array with 75-I/0 pins to implement 8 64-bit registers and 
number of output buffers at 8MHz = 8 
power consumed by one gate array 
3200 X 0.3mW + 8 X 0.2mW X 8 = 0.97W 
power consumed by the output shift register stage 
0.97 X 26 = 25.22W 
number of chips required by the output shift register stage 
26 
Data memory: 
implemented by 64 32kx8 memory chips but only 16 chips are active at one time 
power consumed by data memory 
16 X 400m W = 6.4W 
Connection memory: 
implemented by 3 32kx8 memory chips 
power consumed by connection memory 
1.2W 
Overall memory switch: 
power= 26 + 26 + 26 + 25.22 + 6.4 + 1.2::::::::: 111 Watts 
chip-count = 26 + 26 + 26 + 26 + 64 + 3 = 171 chips 
Table 6.10: Power and chip-count estimation for implementing the memory 
switch using 2p.m ECL gate arrays and CMOS memory chips 
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2.5p.m CMOS technology: 
Assuming operating frequency: 
Output buffer dissipation: 
For input shift register stage: 
5 p.m/ gate/MHz 
8MHz 
0.625mW/MHz 
requiring 15.5k-gate array with 105-1/0 pins to implement 40 64-bit registers, 
and number of output buffers at 8MHz = 64 
power consumed by one gate array 
15500 X 5p. W X 8 + 64 X 0.625m W X 8 = 0.94W 
power consumed by the input shift register stage 
0.94 X 6 = 5.64W 
number of chips required by the input shift register stage 
6 
For input holding register stage: 
requiring 15.5k-gate array with 130-1/0 pins to implement 40 64-bit registers and 
number of output buffers at 8MHz = 64 
power consumed by one gate array 
15500 X 5p.W X 8 + 64 X 8 X 0.625mW = 0.94W 
power consumed by the input holding register stage 
0.94 X 6 = 5.64W 
number of chips required by the input holding register stage 
6 
Output holding register stage: 
same as the input holding register stage 
Output shift register stage: 
requiring 15.5k-gate array with 105-VO pins to implement 40 64-bit registers and 
number of output buffers at 8MHz = 40 
power consumed by one gate array 
15500 X 5p. W X 8 + 40 X 0.625m W X 8 = 0.82W 
power consumed by the output shift register stage 
0.82 X 6 = 4.92W 
number of chips required by the output shift register stage 
6 
Data memory: 
implemented by 64 32kx8 memory chips but only 16 chips are active at one time 
power consumed by data memory 
16 X 400mW = 6.4W 
Connection memory: 
implemented by 3 32kx8 memory chips 
power consumed by connection memory 
1.2W 
Overall memory switch: 
power= 5.64 + 5.64 + 5.64 + 4.92 + 6.4 + 1.2 ::: 29.5W 
chip-count = 6 + 6 + 6 + 6 + 64 + 3 = 91 chips 
Table 6.11: Power and chip-count estimation for implementing the memory 
switch using 2.5 p.m CMOS gate arrays and CMOS memory chips 
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1.25p.m CMOS technology: 
Assuming operating frequency: 
Output buffer dissipation: 
For input shift register stage: 
0.72 p.m/gate/MHz 
8MHz 
0.625m W /MHz 
requiring 38k-gate array with 165-1/0 pins to implement 100 64-bit registers. and 
number of output buffers at 8MHz = 64 
power consumed by one gate array 
38000 X 0. 72p. W X 8 + 64 X 0.625m W X 8 = 0.54W 
power consumed by the input shift register stage 
0.54 X 2 = 1.08W 
number of chips required by the input shift register stage 
2 
For input holding register stage: 
requiring 38k-gate array with 130-1/0 pins to implement 100 64-bit registers and 
number of output buffers at 8MHz = 64 
power consumed by one gate array 
38000 X 0. 72p. W X 8 + 64 X 8 X 0.625m W = 0.54W 
power consumed by the input holding register stage 
0.54 X 2 = 1.08W 
number of chips required by the input holding register stage 
2 
Output holding register stage: 
same as the input holding register stage 
Output shift register stage: 
requiring 38k-gate array with 165-1/0 pins to implement 100 64-bit registers and 
number of output buffers at 8MHz = 100 
power consumed by one gate array 
38000 X 0. 72p. W X 8 + 100 X 0.625m W X 8 = 0. 72W 
power consumed by the output shift register stage 
0.72 X 2 = 1.44W 
number of chips required by the output shift register stage 
2 
Data memory: 
implemented by 64 32kx8 memory chips but only 16 chips are active at one time 
power consumed by data memory 
16 X 400m W = 6.4W 
Connection memory: 
implemented by 3 32kx8 memory chips 
power consumed by connection memory 
1.2W 
Overall memory switch: 
power= 1.08 + 1.08 + 1.08 + 1.44 + 6.4 + 1.2 - 12.3W 
chip-count= 2 + 2 + 2 + 2 + 64 + 3 = 15 chips 
Table 6.12: Power and chip-count estimation for implementing the memory 
switch using 1.25p.m CMOS gate arrays and CMOS memory chips 
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Technology Time-and-space switch Memory switch 
power (W) chip-count power (W) chip-count 
3p.m ECL & 190 428 383 267 CMOS memory 
2p.m ECL & 137 428 111 171 CMOS memory 
2.5p.m CMOS & 98 257 29.5 91 CMOS memory 
1.25p.m CMOS & 92 236 12.3 75 CMOS memory 
Table 6.13: A comparison of power and chip-count estimation for the T-
S-T and memory switch 
-296-
switching structures are examined here. In this discussion. it is assumed that 1.25 p,m CMOS 
technology is used to build the switch. Because of the high chip complexity of this technology. 
the possibility of on-chip redundancy should be considered. This would involve replicating all 
or part of the array circuit on the device and either switching this part in if required or 
providing an automatic fault detection and switch over circuit on chip. Obviously the benefit of 
such an approach would be dependent on the device failure mode; the input/output pins are 
still single point failures and hence redundant sub-units would still be required. However, the 
improved device reliability will mean that the number of redundant sub-units required will be 
less. 
The degree of redundancy which may be required to achieve an overall reliability of. say 
0.9 over 10 years is discussed in the following paragraphs. T-S-T switch is considered first and 
then followed by the memory switch. The Plessey report [58] has considered the reliability of 
VLSI devices and presented failure rate data derived as an extension of the MIL-STD-217C 
model. These figures are used here to give an indication of the anticipated reliability of the on-
board switch. The failure rate for the 256k-bit memory and the 30k-100k-gate array are 1800 
and 1500 FITS (failures per 109 hours) respectively. 
The T-S-T switch (Fig.6.11) having a high degree of inherent modularity suggests the 
possibility of providing a set of redundant time stages which can be switched into the space 
switch to replace failed time stages. The space switch therefore becomes a (m + s) x (m + s) 
matrix where ·m· are the main channels and ·s· the standby channels. Finally, the common 
elements such as the space switch and control unit must be made redundant. Such a system 
could potentially cope with all single point failure conditions and give the facility for graceful 
degradation under multiple failure conditions. 
In the previous section about the power and chip-count estimation, it is suggested that 
using 1.25 p,m CMOS, a module comprising of one 50k-gate array and twelve 256k-bit 
memory chips can be used to implement twelve time stages. The reliability of this module is: 
failure rate of all the chips 
= 1500 + 12 X 1800 
= 23100 FITS 
- ------------- ---------------------------, 
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for 10 years mission. there are 10 x 8760 hours in service 
rel. of one time stage module 
= exp(-0.000023 x 8760 x 10) 
= 0 .13 
The reliability of this module is too low and hence extra three spare memory chips are added 
to increase its reliability. The improved reliability is: 
rel. of one gate array 
= exp( -0.0000015 x 8760 x 10) 
= 0.877 
rel. of one memory chip 
= exp(-0.0000018 x 8760 x 10) 
= 0.854 
rel. of 12 memory chips out of 15 
= 0.85415 + 15 X 0.85414 X (1 - 0.854) + Ｒ ｾＺｾｾ＠ X 0.85413 X (1 - 0.854)2 
15! 5 12 ( 5 )3 + 31121 X 0.8 4 X 1 - 0.8 4 
= 0.8348 
rel. of the improved module 
= 0.8 77 X 0.8348 
= 0.732 
If this module is made dual redundant. the reliability will be further improved: 
rel. of module with dual redundant 
= 1- (1 - 0.732)2 
= 0.928 
In the origin design. nine such modules can build one time switch and the reliability of it 
will be: 
rei. of time switch 
= 0.9289 
=0.51 
It is too low and two spare modules are added to improve the reliability. It will become: 
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rel. of time switch with 2 spare modules 
= 0.928 11 + 11 X 0.92810 X (1 - 0.928) + ［Ｌｾｾｾ＠ X 0.9289 X (1-0.928)2 
= 0.96 
For the space switch. two gate arrays are utilised and the reliability of it will be: 
rel. of space switch without redundant 
= 0.877 X 0.877 
= 0.769 
Using triple redundant. the reliability of it is improved to: 
rel. of space switch with triple redundant 
= 1- (1 - 0.769)3 
= 0.9877 
Hence. with the use of all these redundancy schemes. the reliability of the T -S-T switch 
over ten years is: 
rel. of T-S-T switch with redundancy 
= 0.96 X 0.9877 X 0.96 
= 0.91 
Although the memory switch is a one-stage network. its structure consisting of input 
register stage. output register stage, data memory and connection memory is also considered to 
be modular. The reliability of each individual stage is considered first ｾｮ＠ order to estimate the 
reliability of the whole switch. The input register stage is implemented by four gate arrays; 
two for the input shift registers and two for the input holding registers. The reliability of this 
stage is: 
rel. of input register stage 
= exp( -4 X 0.0000015 X 8760 X 10) 
= 0.5912 
If dual redundancy is utilised, the reliability will increase to: 
rel. of input register stage with dual redundancy 
= 1 - (1 - 0.5912)2 
= 0.8329 
. . - ----- --- ----- -· - --- ----------------, 
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This is still not very high and a spare board is added. 
rel. of input register stage with space 
= 1- (1 - 0.8329)2 
= 0.972 
The output register stage is similar to the input stage and hence the same redundancy 
scheme is used. 
The data memory consists of sixty-four 32k x 8 memory chips; each of which having a 
reliability of 0.854 for 10 years. Owing to the large number of chips. the reliability of the data 
memory is very low and large amount of redundant units must be used. It is suggested that 
single-byte correction double-byte detection (SBC-DBD) error control coding (ECC) scheme is 
adopted for every 64 bits to boost the reliability [293,294]. For this ECC scheme. three extra 
chips are required by the check bits. Since one byte can be corrected, the reliability of these 
chips is: 
rel. of every 64 data bits (requiring 8 chips for data and 3 for check bits) 
= 0.85411+ 11 X 0.85410 X (1 - 0.854) 
= 0.51 
If triple redundancy is used, the reliability will become: 
rei. of every 64 data bits with triple redundancy 
= 1- (1- 0.51)3 
=0.88 
It is still not quite high and quadruple redundancy is considered. 
rei. every 64 data bits with quadruple redundancy 
= 1 - (1 - 0.51)4 
= 0.9424 
If the above memory chips are accommodated in one board, eight such boards are needed by the 
data memory and the reliability of the data memory is: 
rei. of data memory 
= 0.94248 
= 0.622 
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To boost the reliability of the data memory further. two space boards are added. 
rel. of data memory with two spare boards 
= 0.942410 + 10 X 0.94249 X (1 - 0.9424) + ｩｾｾｾｾ＠ X 0.94248 X (1 - 0.9424)2 
= 0.9831 
The connection memory is mainly implemented by three 32k x 8 memory chips. 
Similarly. three extra chips are required by the SBC-DBD ECC scheme. The reliability is: 
rel. of connection memory with ECC 
= 0.8546 + 6 X 0.8545 X (1 - 0.854) 
= 0.786 
If triple redundancy is used. the reliability will become: 
rel. of connection memory with triple redundancy 
= 1- (1 - 0.786)3 
=0.99 
With the use of this high degree of redundancy, the reliability of the memory switch over 
ten years is: 
rel. of memory switch with redundancy 
= 0.972 X 0.972 X 0.9831 X 0.99 
= 0.92 
(3) System layout 
The number of circuit boards required to build the two types of switch with redundant 
units is now estimated. The gate arrays and memories are high area/high pin-count devices and 
the most common device package for them is the leadless chip carriers (LCC). If 0.635mm pin 
spacing is employed. 200 pin LCC will have a profile of approximate 32 mm square. Memory 
chips have lower pin count and it is assumed that 1.27mm pin spacing can yield a 32 pin LCC 
with a profile of 15mm by 12mm. Ceramic circuit boards are considered to be used because of 
the better thermal conduction properties of ceramic compared to ordinary PCB material ( a 
factor greater than 10) and the ability to make a direct connection from the ceramic board to 
the unit frame (i.e. the unit heat sink) thus giving a more direct thermal path from the heat 
sources to the heat sink. Also, LCC devices are better soldered on ceramic boards. otherwise, 
. -. - ·- . --··-----
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the difference in the thermal expansion coefficient between the LCC and PCB materials will 
weaken the bondings. Currently. the maximum size of ceramic circuit is about 150mm by 
150mm. 
The system layout for the T-S-T switch is considered first. Referring to the previous 
section. one time-stage module with dual redundancy will have two gate arrays and 30 
memory chips. If this is accommodated in one 150mm by 150mm cera,mic circuit board. eleven 
boards are required by one time switch. The space switch including redundant units only has 
six gate arrays and one board should be enough to build the space switch with the other 
control circuitry. Hence, 23 (11 + 11 + 1 = 23) ceramic circuit boards are required to 
accommodate the whole T -S-T switch with redundant units. 
The input register stage of the memory switch has eight gate arrays if including 
redundant units. One ceramic board can be used to build the input register stage and the output 
register stage as well. Another spare board is required to improve the reliability. As mentioned 
before. ten boards are required by the data memory and each board accommodates mainly 44 
memory chips. It is assumed that another board is used to build the connection memory and 
other control circuitry. Overall, only 13 ceramic boards are required to build the memory 
switch with redundant units. 
In term of the use of redundancy, T-S-T switch is more effective than the memory switch 
due to its high degree of modularity. The memory switch requires the use of more redundant 
units in order to reach the same high level of reliability as the T-S-T switch; it is about 0.9 
over a period of ten years. However. as estimated above. the number of circuit boards required 
by the memory switch is still lesser than the T -S-T switch, even though redundancy is taken 
into account. It is mainly due to the simple structure of the memory switch. 
(4) Blocking probability 
A T -S-T switch is a three-stage network and its space division equivalent network is 
shown in Fig.6.16a. It can be recalled from Appendix 2 that such a three-stage network is 
nonblocking if the number of middle stage is equal to 2n- 1; where n is the number of inlets 
of each block in the first stage. Hence, a T -S-T switch is nonblocking only if the number of 
inlets to the space stage is equal to 2C- 1; where Cis the number of time slots in the TDM 
channel entering the space switch. Another way to accomplish this goal without increasing the 
amount of hardware is to double the speed of the space switch so that within one time slot 
C----' 
c -----.1 
Ｍ ＭＭ ＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭｾ ＭＭＭＭ ＭＭ ＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＮ＠
-302-
N 
N c 
NOTES: --one TDM channel consists of C time slots, 
- - there are n TDM channels. 
N 
(a) space-division equivalent network 
c 
P = probability of busy 
(b) probability graph of 3-stage network 
Fig. 6.16: space-division equivalent network and probability graph 
of a 3-stage network 
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period two connection patterns are served by the space switch. Otherwise. the T-S-T switch 
will exhibit finite blocking probability. B (Fig.6.16b) which can be given by the equation: 
B 
where q 
p 
c 
prob. that all paths are busy 
(prob. that an arbitrary path is busy)C 
(pro b. that at least one link in a path is busy )C 
(1- q2)C 
1-p 
prob. of a channel being busy 
number of time slots 
However. the memory switch is primarily a large time switch and hence it is strictly 
nonblocking. 
(5) Flexibility 
The memory switch is not a new notion of performing digital switching. on the other 
hand. it is the simplest and primary way. In practice. the number of TDM channels which can 
be multiplexed or demultiplexed depends on the bit-rate of the TDM channels and memory 
speed. Terrestrial telephone exchanges have huge numbers of PCM channels so that this single 
switch structure cannot be adopted. Multistage switches such as the T -S-T switch must be 
utilised. 
Based on the baseline of the proposed business mission, the requirement of the memory 
speed for the memory switch has been estimated, as shown in Table 6.1. It can be seen that if 
the memory width is chosen to be 128-bit, the required memory speed is 80ns which can be 
met even by today·s technology. Making use of the advanced high speed and high density 
memory chips is one of the merits of the memory switch. 
For the memory switch. the memory speed is: 
memory speed memory width X 1 X _!_ 
channel speed no. of channel 2 
memory width X _!_ 
through put 2 
Figure 6.17 has plotted a graph of system throughput versus memory width of the data 
memory for different memory speed. It can be observed that when the system throughput 
reaches certain high level, the memory speed required by the memory switch is impractically 
high. In this circumstances. T -S-T switch will be considered. 
6 
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Fig. 6.17: system throughput versus memory width of a memory switch 
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T -S-T switch memory switch 
Hardware complexity --HIGHER --LOWER 
- requiring 236 chips -- requiring 75 chips 
and 92W if using and 12.3W if using 
1.25p.m CMOS and no 1.25JLm CMOS and no 
redundancy redundancy 
Reliability -- requiring LESS -- requiring MORE 
redundant units redundant units but 
still sim plier in overall 
design 
-- requiring 23 ceramic - requiring 13 ceramic 
circuit boards circuit boards 
(150x150mm2) to (150x150mm2) to 
build the switch with build the switch with 
redundancy; aiming at redundancy; aiming at 
a reliability of 0.9 over a reliability of 0.9 over 
10 years 10 years 
Blocking probability - finite blocking pro ba- --strictly nonblocking 
bility unless more 
hard ware is used 
Extension capability -- EASIER to expand - expansion is LIM-
the system cap·acity !TED by the memory 
speed 
Control -- it is a 3-stage net- - it is a 1-stage net-
work; requiring MORE work; requiring MUCH 
COMPLICATED SIMPLIER scheduling 
scheduling algorithms algorithms and control 
and control circuitry circuitry 
Delay -in average, one frame -- in average, half 
period frame period 
Table 6.14: A summary of the comparison between T-S-T switch and 
memory switch 
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It is possible that the bit rate or the number of TDM channels in the proposed business 
mission is increased in such a way that the available memory chips are not fast enough to cope 
with the switching. This implies that memory switch has limited extension capability. 
Multistage switching structure like the T-S-T switch has its advantage in this respect. When 
the bit rate or the number of TDM channels is increased, more time stages and space stages can 
be added to expand the capacity of the switch. 
Unlike terrestrial exchanges. the capacity of the satellite system will not be changed once 
the satellite is launched and hence it is not necessary to consider the expandability of the 
payload. Memory switch cal?- be utilised if it can be implemented by the available technology. 
(6) Control 
The architecture of the memory switch is very straight-forward as it is a one-stage 
network. This point is very essential because it has any implications on the design of the 
control unit. It is always easier to control a single stage network than a multistage one. 
Controlling the memory switch is similar to controlling one time switch. The algorithm needed 
to generate the switching table is much simplier. For the T-S-T switch. the controller needs to 
control many time stages and space stages with each having its own connection memory. A 
much more complicated scheduling and path finding algorithm is required to generate the 
switching tables of all these stages. 
(7) Delay 
In average. a time stage will introduce one-half of a TDM frame time delay into each 
message circuit. The memory switch is virtually one time switch whilst the T-S-T switch has 
two time switches. Hence. the memory switch has another advantage of introducing less 
message delay. 
-- ---- -- ..... -- -----------------, 
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6.5 Summary 
The use of an on-board switching unit to provide inter-beam connection is inevitable in a 
multi-beam satellite system and the evolution of the on-board switch has been outlined. The 
on-board switching unit is evolving to include both time switching and space switching 
function on-board the satellites. Such highly sophisticated intelligent satellites will greatly 
simplify the complexity of earth terminals and are particularly suitable for the proposed 
business satellite system which needs to ｳｵｾｰｯｲｴ＠ many small users. 
Two different switching structures can be utilised to implement the advanced on-board 
baseband switch. They are T-S-T switch and memory switch. A comparison between them has 
been done and is summarised in Table 6.14. It can be noted that in many respects a memory 
switch is better. 
---------- ---------------------, 
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CHAPTER 7 PROOF-OF-cONCEPT MODEL FOR THE BASEBAND SWITCH 
7.1 Introduction 
Having discussed the possible architecture for the baseband switch in the previous 
chapter. a proof-of-concept (POC) model for the baseband switch was designed. built and 
tested. This chapter reports this work. 
7.1.1 Aims of the POC model 
The main aim of building the POC model was to prove the feasibility of implementing the 
proposed baseband switch using the chosen architecture. Thus. a full scale and full 
performance model was not necessary. Standard off-the-shelf components could be utilised in 
order to save money and development time. 
Building the POC model was only the preliminary ｰｨｾｳ･＠ which should input to the next 
development phase in which a prototype demonstrating the complete OBP satellite system 
would be built. Hence. it was important to ensure that the elements which made up the POC 
model could be scaled up to a prototype system. 
The baseline definition of the proposed baseband switch mentioned in section 6.2 were 
followed in the POC model design. Also. the design was made as modular as possible. This 
provided the :flexibility in the POC model to permit the incorporation of design changes in the 
later stages. 
Establishing a scheme to test the baseband switch was another major part of this work. 
The test equipment required by the test including standard item or custom-designed ones. were 
also investigated. 
7.1.2 Choice of architecture 
Referring to Table 6.14. the memory switch can be seen to be better in many respects than 
the T-S-T switch. Also. present semiconductor technology can achieve the memory 
requirements used in the memory switch for the proposed business satellite. Hence. we adopted 
the memory switch in the design of the POC model for the baseband switch. This decision was 
consistent with other research work in this area [286.287.295]. eg. Kato et al. [286] described a 
prototype baseband switch employing a single stage T -switch architecture with a throughput of 
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0.8Gbps. 
As the memory switch is a time switch. the experience of controlling it gained from the 
POC model can still be applied to multi-stage switches like the T -S-T. If there are any changes 
in the baseline definition of the proposed baseband switch, such that the bit rate or the 
number of channels have to be increased beyond the practical capability of the memory switch, 
T-S-T switch will again be adopted. For example. using available memory chips of 256kbits 
with 45ns access speed and a data memory width of 128 bits. the maximum number of TDM 
channels which could be switched by the memory switch is about 175 x 8Mbps channels. 
Hence. if the number of 8Mbps TDM channels is increased beyond 175. a T -S-T switch has to 
be employed. 
7.1.3 Scale of the POC model 
As standard off-the-shelf components were to be used in the POC model. the scale had to 
be chosen to ensure that the switch operated within the speed limit of these components. For 
the full scale version. there would be 98 x 8Mbps channels which implies a data memory size 
of 15.68Mbits. A 1/64 scale version requiring about 250kbits of memory was proposed. The 
memory speed required was about lOOns for a data memory width of 8 bits which also 
reduced the number of shift registers. High data rate channels were also avoided in the POC 
model and only 2Mbps channels were considered. Moreover. the frame period of the POC 
model was chosen to be lOms which was different from the one ＨＲＰｭ Ｎ ｾＩ＠ being suggested in the 
actual system. This change reduced the size of the buffers and hence reduced the cost of the 
POC model. It was believed that all these decisions would not violate the aims of the POC 
model. 
The POC model could switch was twelve 2Mbps TDM channels. The control of this scaled 
down version should be quite similar to the full scale one and twelve 2Mbps channels should 
be enough to demonstrate the operation of the switch. When a larger or full scale version is 
built in future. it is only necessary to increase the width. depth and speed of the data memory 
and also the speed of the control circuitry. Maintaining the ability to scale up of the POC 
model is one of the main issue in the POC model design. 
7.1.4 Main blocks of the POC model 
The function of the baseband switch is to switch twelve 2Mbps input data streams to the 
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Fig. 7.1: Main blocks of the POC baseband switch model 
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output data streams according to the setting of the switching table. Mere construction of the 
baseband switch is not enough; other blocks must be bought or designed in order to test the 
operation of the switch. The aim of the testing is to find out if there are any errors occurring 
during the switching process. 
The main blocks required to test the operation of the switch are shown in Fig.7.1. The 
data source generates twelve 2Mbps synchronised data streams whos.e content is not important 
for the purpose of and hence any random pattern will do. The data sink consists mainly of a 
memory board which stores the twelve data streams coming from the switch. In the real 
system, there would be an on-board processor which co-ordinates with the network control 
unit and would supply the switching patterns to the switch. In the POC model. a 
microcomputer is utilised for testing purpose and simulating part of the functions of the on-
board processor. This test computer is a commercial 68000 computer board (PME68-1B) from 
Plessey. Since there are no low-cost standard test equipment capable of performing the 
functions required by the data source and data sink, we designed and built the suitable 
equipment. As the 68000 computer board was already equipped with the common VME bus. 
all the blocks communicate with the test computer via this VME bus. The test computer is 
connected to the host computer (V AX11/750) via a serial port. All the software development 
work could then be done more conveniently on the host system as it is possible to cross-
assemble the high-level language programs into 68000 code by the host computer and to 
download the code to the test computer for execution. 
The switch is the main block of the POC model and its development went through two 
stages. In the first stage. a simplier mode of switching operation was considered in order to ease 
the design. Static switching operation is assumed which implies that the connection memory of 
the switch cannot be updated during the operation of the switch. The connection memory needs 
to be pre-set before the switch starts operation. Having completed the testing in the first stage. 
the design was modified to make the switch operate in dynamic switching mode. The 
connection memory is now able to be updated in every frame during the switching operation. 
The design and testing undertaken in these two stages will be described in the following 
sections. 
7.2 POC model designed for static switching 
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The detailed circuit diagrams. part lists. memory organisation of the test computer. pin 
assignments of the connectors. program listings ... etc are all placed in the Appendix so that 
they can be easily referenced. 
7.2.1 Data source 
The main function of the data source is to generate the twelve 2Mbps data streams which 
are used as the input test data to the switch. Figure 7.2 shows the detailed block diagram of 
this module. a 16-kbyte memory is used to store the test data which can be read or written by 
the test computer via the VME bus. Test data is pre-loaded into these memories before the 
switching operation commences. To supply data to the switch. the data source memory is read 
sequentially with the address supplied by counter A. There are twelve latches connected to the 
memory data port and they will be filled sequentially with data coming from the memory. 
When all are full. their contents are loaded together into the twelve parallel-in serial-out 
(PISO) shift registers. Since these shift registers are clocked by a 2MHz clock. data is shifted 
out to the switch at a rate of 2Mbps. When this data is being shifted out. more data will be 
read out from the memory and fill up the twelve latches. These latches should be full again 
before all the previous data inside the shift registers is shifted out. When the shift registers are 
empty. new data will be loaded from the latches into the shift registers immediately. These 
operations are repeated so as to maintain continuous 2Mbps data streams to the switch. All 
these cyclic operations are governed by a controller. 
The detailed circuit diagram of this data source is shown in Fig.A3.1 in Appendix 3. The 
memory is implemented by two 8k x 8 static RAMs. IC30 & 31; IC29 is a transceiver which 
interfaces the data lines of the memory chips to the data lines (DO-D7) of the VME bus. 
Counter A is implemented by four 4-bit binary counters (IC36-39) whilst the selector is 
implemented by four quadruple 2 to 1 data selectors (IC32-35). IC40-42 are octal line 
receivers which are used to receive the VME bus signals. Referring to Appendix 6. the test 
computer has reserved the addressing range (100,00016 to ·107,FFE16) for the data source 
memory. Hence, it is necessary to decode the VME address lines A15 to A18 to determine 
whether the data source memory chips are selected or not. This decoding logic is implemented 
by IC43. If this memory is selected, IC40 and 41 are enabled to receive the VME address lines 
Al to A14 and two control lines: WRITE and DS (data strobe). The test computer will 
command the start of the switching operation by asserting VME address line A23 and hence 
the control signal START is obtained by decoding the VME address lines A22 and A23 by 
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IC132. IC45-47 are used to accomplish the handshaking process required by the VME bus 
during the data read/write cycle. The timing diagram of these handshaking signals is 
illustrated in Fig. 7.3. During the write cycle. the falling edge of DS (data strobe) indicates that 
the test computer has placed valid data on the data bus. The data source is required to drive 
the handshaking line DTACK to low to indicate that it receives the data successfully. On 
receiving the DTACK signal. the test computer will drive the DS line to high. Also. the data 
source needs to drive the DT ACK back to high. The monostable IC45 and D flip-flop IC46a are 
utilised to generate the DTACK pulses and IC47a is just used to drive the line. For read cycle. 
the way to generate the DTACK pulse is exactly the same as the write cycle. The falling edge 
of DS indicates the start of a read cycle. When the data source drives the DTACK line to low. 
it indicates that it has placed valid data on the data bus. The rising edge of DS means that the 
test computer has read the data and the data source can remove it from the data bus. 
The four quadruple 2 to 1 data selectors chips (IC32-35) will select either the outputs of 
the four 4-bit binary counters (IC36-39) or the VME bus as the address for the memory chips. 
Hence. the memory can be read sequentially when generating data to the switch or it can be 
written/read by the test computer. Gates (IC43c & 44a.b) ensure that generating data to the 
switch has higher priority. i.e. the test computer cannot disrupt the normal operation of the 
data source. 
The data output from the memory is buffered first by the latch (IC28) whose outputs are 
connected to the twelve latches (IC13-24). This data is clocked into one of these latches with 
the clocking signal obtained by decoding (IC27) the divide-by-12 counter (IC25) outputs. 
When all the twelve latches are full. their contents are loaded into the corresponding PISO 
shift registers (ICl-12) whose contents are then shifted out at a rate of 2Mbps. IC26 is used to 
decode the counter B (IC25) outputs to generate the control signal. LFULL. which informs the 
controller that all the twelve latches are full. 
All control signals needed to increment the counters. control read/write cycle of memory 
... etc are provided by a controller which is a sequential state machine implemented by discrete 
digital logic circuits. J-K flip-flops (IC48-49) and logic gates (IC51-62). It is clocked by a 
16MHz clock obtained from the SYSCLK line of the VME bus. The VME line. SYSRESET is 
used to reset all the counters and flip-flops. The flow diagram. state diagram and timing 
diagram of this controller are illustrated in Figures 7.4. 7.5 and 7.6 respectively. 
a
dd
r. 
M
EM
CR
Y 
da
ta
 I 
16
k 
X 
8 
co
n
tro
l 
lin
es
 
ｒｾＧｊＮＧａｓｏｕｒｃｅ＠ O
ON
IR
OI
.l.E
R 
.
.
.
.
.
 
-
.
-
I 
I 
DO
 to
 D
7 
o
fV
M
E 
BU
S 
c:
: 
c 
I 
1
: 
Fi
g.
 7
.2
: 
D
et
ai
le
d 
bl
oc
k 
di
ag
ra
m
 o
f 
da
ta
 s
o
u
rc
e 
: 
: 
: 
: 
X
 
12
 
X
 
12
 
Tw
el
ve
 
2M
bp
s 
da
ta
 
st
re
am
s 
I w
 
ｾ＠ A
 
write cycle 
DS ｾ＠
(data strobe) 'L------.....1 
ｾ＠ 150ns ｾ＠
Q
1 
of IC45 L --- --
1 
Qor IC46 
DTACK 
(IC47, pin3) 
_ __...ln.______ 
u 
-------- -----------------------. 
- 315-
read cycle 
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Fig.7 .3: Timing diagram of the VME control lines: 
WRITE, DS and DT ACK during data transfer cycle 
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When the controller receives the START signal originating from the test computer. it will 
jump from state ·a· to state 'b' to set the memory to read mode. Within state 'c' and state 'd', 
data from the memory is sent to one of the twelve latches. These states are repeated until the 
LFULL line is asserted to signal the completion of the filling up of all the twelve latches. The 
controller then jumps to state 'g' in which the ENSH line is asserted to inform the baseband 
switch that serial data is ready to be sent out and the switch should start its operations. States 
'h' to 'k' are similar to states 'c' to 'f'. Whenever the LFULL line is asserted. the controller 
will jump to state T. In this state. if the STOP line is asserted by the switch controller to 
indicate the end of its operation. the data source controller will jump to state 'm' to de-assert 
the ENSH and SORW lines and then jumps back to the beginning. i.e state ·a·. If the switch 
controller does not indicate the completion of its operation. the data source controller cannot 
jump back to state 'h' at once. It needs to wait for the assertion of the ISRF line which comes 
from the switch module and indicates that the switch has accepted all the data supplied by 
the data source. Otherwise, the data source will generate data faster than that can be accepted 
by the switch. The relationships amongst these control and signaling lines are clearly shown in 
the timing diagram (Fig.7.6). 
7.2.2 Data sink 
The data sink is also primarily a memory board which performs the opposite function of 
the data source. it receives and stores the data output from the switch for further analysis. The 
detailed block diagram of this module is shown in Fig.7.7 and is similar to that of the data 
source except for the direction of data transfer of the twelve latches and shift registers. The 
memory size is 45kbytes which is large enough to store one and a half frame of data from the 
twelve 2Mbps TDM channels. Data coming from the switch is stored sequentially into the 
memory with counter C used to provide the address. This memory can also be read/written by 
the test computer via VME bus. The outputs from the switch are twelve serial data streams 
and they will be transformed into 8-bit parallel form by the twelve serial-in parallel-out 
(PISO) shift registers. When the registers are full, data is loaded into the twelve latches whose 
contents are then written sequentially into the memory. This process of writing data into the 
memory must be finished before the shift registers are full. All these cyclic operations are 
supervised by a data sink controller. 
The detailed circuit diagram of this data sink is shown in Fig.A3.2 in Appendix 3. IC62-
73 are the twelve SIPO shift registers whilst the IC74-85 are the twelve latches. IC87 is a 4-bit 
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Fig. 7.4: Flow diagram of data source controller 
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Fig. 7.5: State diagram of the data source controller 
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binary counter counting from 0 to 11 with its outputs decoded by a 4 to 16 decoder (IC86). 
The decoder outputs are connected to the corresponding "output enable" pin of the twelve 
latches. Hence. only one latch is enabled at one time and sends its data to the memory via 
another latch (IC89). The counter (IC87) outputs are also decoded by logic gates to obtain the 
signal. FINISH. which informs the controller that all data from the twelve latches is written 
into the memory. IC90 is a data transceiver which connects the VME data lines to the memory 
data port. The data sink memory is implemented by six 8k x 8 memory chips (IC91-96). 
whilst the counter C is implemented by four 4-bit binary counters (IC102-105) which supply 
sequential address to the memory. The address selector is the four quadruple 2 to 1 data 
selectors (IC98-101) and chips (IC106-111) make up the VME bus interface as mentioned in 
the previous section. 
The data sink controller is also a sequential state machine implemented by J-K flip-flops 
(IC112.113) and decoding logic gates (IC114-130). Its flow diagram. state diagram and timing 
diagram are illustrated in Fig.7.8. 7.9 and 7.10 respectively. From Fig.7.9. it can be seen that 
the controller will not start any operation until it observes the assertion of the ISRF line. This 
tells the controller that each input of the switch has just accepted the first word from the data 
source. Since the switch has just received the data and has not started the switching operation, 
there is no data coming out of the switch. The data sink controller will wait in state 'b' unit 
GOST line is asserted. This line is provided by the D flip-flop (IC133 in Fig.A3.2) and is 
provoked when two other ISRF pulses have arrived. The assertion of the GOST line means that 
the switch has just performed switching operations on the first word of each channel and the 
switched data has been sent out of the switch. This data has been transformed into parallel 
form by the SIPO shift registers of the data sink and then been loaded into the twelve latches. 
The data sink controller now starts writing this data into its memory. Firstly. it jumps to state 
·c· to assert the STORE line which informs other modules that the data sink is writing the 
switched data into its memory. Also. a CLEAR pulse is generated to clear the counter (IC87) 
and the flip-flop (IC133). From state 'd' to state ·r. data from one of the twelve latches is 
written into the memory. These three states are repeated until the FINISH line is asserted to 
indicate the completion of storing data from the twelve latches into the memory. Then, the 
controller jumps to state 'g'. In this state. it checks whether the STOP line has been asserted or 
not. If it has not. it waits for the coming of the ISRF pulse and repeats the operations 
undertaken in states 'd' to ·r. If STOP line is asserted. the controller still cannot stop 
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STATE ABCD 
SIRWt 
SIRWt 
INCtt 
INctt 
Fig. 7.9: State diagram of data sink controller 
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immediately as it needs to finish the storing of all the data remaining in the output stage of the 
switch. This is done in states T to 'k' and states 'm' to 'o'. After these. the controller will de-
assert the STORE line. generate the CLEAR pulse and then jump back to state ·a· to wait for a 
new cycle of operations. 
7.2.3 Baseband switch 
The architecture chosen to implement the baseband switch is ihe memory switch whose 
working principles have been explained in section 6.3.3. An understanding of these principles is 
assumed in the following descriptions about the detailed design of the memory switch which 
switches the twelve 2Mbps TDM channels. Fig.7.11 shown a detailed block diagram of the 
baseband switch which is logically divided into two main modules: switch module and 
connection memory module. 
In the switch module. test data from the data source is shifted into the input shift 
register stage for temporary buffering before it is written sequentially into the data memory 
(30kbytes) according to the address coming from the counter D. The data memory is read and 
written alternatively and during the read cycle. the address is supplied by the connection 
memory module. The data output from the data memory is temporary buffered in the output 
shift register stage before they are sent to the data sink. Again. a switch controller is used to 
supervise all these cyclic operations. 
There are two possible architectures to implement the input shift register stage as shown 
in Fig.7.12. In Fig.7.12a. for each channel. there is one SIPO shift register and one latch. When 
the shift registers are full. their contents are loaded into the corresponding latches which are 
used to buffer the data temporary before it is sent to the next stage via the parallel tri-state 
bus. In order to prevent any loss of data. data from all the latches must be transferred to the 
next stage before the shift registers are filled up again. 
In Fig. 7 .12b. similar functions are performed by the shift registers with different length. 
The length of the shift register of each channel is always y-bit longer than the previous one. 
For example. if channel 1 is n-bit. channel 2 is n + y bits and so on. When the shift register of 
the channel 1 is full. its content will be immediately transmitted to the next stage via the 
parallel tri-state bus so that serial input data can be continuously shifted into the register 
without loss. For another channel. say channel 2. its shift register must be slightly longer than 
that of the channel 1 so that it can accommodate data being sent to it when its first n bits have 
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not been transferred to the next stage because the tri-state bus is being occupied by channel 1. 
Later channels need progressively longer shift registers but the maximum length of the last 
channel is 2n-bit as it is always necessary to go back to channel 1 to transfer its register 
content to the next stage when its n-bit storage are full. 
It is obvious that the second architecture requires less storage. However, the first one is 
chosen in this POC model because all the standard components have fixed length, e.g. 8 bits and 
it will not save chips by having a 9-bit shift register instead of 15-bit. The merit of the second 
architecture may become useful if semi-custom technology is utilised to implement the devices 
since then the size of shift registers or latches can be tailored. 
Although it involves many components, the design for the connection memory module is 
rather straightforward. The module consists of 2 sets of connection memories working in 
ping-pong mode. One is operating whilst the other can be updated by the test computer. Each 
connection memory is a large memory. 30k x 16 and can be read/written by the test computer 
via the VME bus. In each read cycle of the data memory. the address comes from the 
connection memory which is being scanned by the counter D outputs. Therefore. the number of 
locations of the data memory is the same as that of the connection memory. These are also 
some logic needed to control the status of each connection memory. 
The detailed circuit diagrams of this baseband switch are included in Appendix 3. 
Fig.A3.3 and Fig.A3.4 are the circuit diagrams for the switch module and connection memory 
module respectively and the switch module is described first. 
The twelve 2Mbps data streams from the data source are first shifted into the input shift 
register stage formed by twelve SIPO shift registers (IC1-12) and twelve latches (IC13-24). 
When the shift registers are full. the ENLAT signal will enable the latches to load the register 
outputs into the latches so that continuous data from the data source can be accepted by the 
shift registers. The outputs of the twelve latches are connected to the inputs of the input data 
latch (IC53 ). One at a time. the outputs of one of the twelve latches will be enabled to load 
its content into the latch (IC53) whose content will be written into the data memory during 
the data memory write cycle. These enabling pulses come from a 4 to 16 decoder (IC49) which 
decodes the outputs of the divide-by-12 counter (IC70 ). The counter outputs are also decoded 
by gates (IC102a,103a.b) to obtain the WRFIN signal. 
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The 30kbytes data memory is formed by the four 8k x 8 static RAM chips (IC55-58) 
whose data lines are connected to the input data latch (IC53) and output data latch (IC54). 
This data memory is read/written alternatively. During the write cycle. the data from the 
twelve latches is sequentially written into the data memory with the address provided by the 
four 4-bit binary counters (IC64-67). During the read cycle. the address comes from the 
connection memory module. IC68 and 69 are utilised as address decoders to select the memory 
chips whilst the four quadruple 2 to 1 data selectors (IC59-63) are used to select the proper 
addressing signals for the memory chips during the read and write cycles. 
Data read from the memory is first buffered into the latch (IC54) to avoid the memory 
data port being occupied for too long. This data is then stored into one of the twelve output 
latches (IC37-48) depending on the decoder (IC49) outputs. These enable pulses are obtained 
by ·NoR·ing the OLEN line and the decoder (IC49) outputs. After the twelve latches have been 
filled up. their contents are loaded into the corresponding PISO shift registers (IC25-36). This 
data is then shifted serially to the data sink at a rate of 2Mbps. 
Chips (IC75-79) are used to generate the timing signals required to control the shift 
registers in the data source. data sink and the switch module. These timing signals are 
illustrated in Fig.7.13. The 2MHz clock required to clock the shift registers are derived from a 
4MHz crystal oscillator (IC75) by a divide-by-2 divider (IC78b). The 2MHz clock clocks those 
shift registers when either the ENSH line from the data source or the STORE line from the 
data sink is asserted. After eight 2MHz clock pulses. (counted by counter IC76), the control 
line SHLD is driven low so that data is loaded into the PISO shift registers. Another control 
line ENLAT is also asserted to load the data from SIPO shift registers into the latches. 
Again, there is a memory switch controller governing all the operations mentioned above. 
Being a sequential state machine. the controller is implemented by J-K flip-flops (IC71.72) and 
other logic gates (IC73.74.86-100). Its flow diagram. state diagram and timing diagram are 
illustrated in Fig.7.14. 7.15 and 7.16 respectively. The state machine remains in state ·a· until 
the ISRF line is asserted to indicate that the first word of each channel has moved into the 
twelve latches (IC13-24). The controller then starts the read/write cycles of the data memory 
by sending correct pulses on the DMRW. DMOE. CMOE and INC lines. These read/write 
operations in state 'c' to 'f' are repeated until the WRFIN is asserted. WRFIN is obtained by 
decoding the counter (IC70) outputs which is incremented after every data memory read/write 
cycle. When the counter outputs are '1100'. WRFIN line is asserted to indicate that all the 
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STATE ABCD 
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DMOE tt 
CLEAR2t• 
CLEAR2tt 
Fig. 7.15: State diagram of the switch controller (static mode) 
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data from the twelve latches (IC13-24) has been written into the data memory. Then. the state 
machine may jump to state 'g' or state 'h' depending on the status of the ONEFR line. This line 
which indicates that one TDM frame (lOms) data has been written into the data memory. is 
obtained by decoding the counter (IC64-67) outputs. Since there are 30kbytes of data from the 
twelve channels in one frame. the ONEFR line is asserted when the counter counts to 30000. If 
ONEFR has not been asserted. the state machine jumps back to state ·a· via state ·g· and waits 
for another ISRF pulse. If it is asserted, the machine will jump to state 'h' where it will 
generate a NCMS pulse used by the connection memory module. When the state machine 
arrives in state T its next jump will depend on the status of the STOP line. A dummy state 'n' 
is added because it takes the connection memory module some time to generate the STOP 
signal. The assertion of the STOP line means that the number of frame of operations requested 
by the user has been completed. Hence. if it is not asserted. the state machine will jump back 
to state ·a· and wait for another ISRF pulse. If it is the state machine will wait for another two 
ISRF pulses in state 'j' and ·r before it goes back to state ·a·. These steps are necessary because 
in the data sink design. two more ISRF pulses are required to shift the last-word of the 
switched outputs into the data sink after the assertion of the STOP line. Hence. if the state 
machine jumps back to state 'a' directly without passing through states 'j' to 'm'. the machine 
will recognise these ISRF pulses mistakenly in state 'a' and jump to other states. The sequence 
of operations of the switch controller is clearly shown in the timing diagram (Fig. 7 .16). 
The detailed circuit diagram of the connection memory module is shown in Fig.A3.4 .. ｓｩｮ･ｾ＠
the module consists of two set of connection memories working in ping-pong mode. the 
diagram is divided into two parts. a & b. which duplicate each other and only one of them 
(Fig.A3.4a) will be described. 
The eight 8k x 8 static RAM chips (ICl-8) form the 30k x 16 connection memory which 
can be read or written by the test computer via the VME bus. IC18-25 are the VME bus 
interface and the four quadruple 2 to 1 selectors (IC9-13) will connect one of the two possible 
addresses to the memory. One is the counter D outputs in the switch module when the 
connection memory is required to supply addressing information to the data memory. Another 
one comes from the VME bus when the test computer wants to read/write the connection 
memory. IC14 and 15 are the address decoders whose outputs are used to select one of the 
memory chips. Data output from the connection memory is stored in the latches (IC16.17) 
temporarily before it is sent to the data memory module. 
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In this POC model design. the user can choose the number of frames of operation to be 
tested. Also. the user can select which connection memory. CMI or CMII. is to start operation 
first. This is done by writing to the address location 07FFF16• Data lines DO to D3 represent the 
number of frames to be tested. Data line D4 is set to ·o· when the user chooses CMI to start 
operation first and CMII to be read/written by the test computer. Data line D5 is set to '0' if 
the user would like to choose the opposite choice. Logic gates (IC32a. 34a.b & 35a.b) are used to 
decode this special address (07FFF16). When this address is detected. the data DO-D3 is loaded 
into the counter (IC26) which is used to keep track of the number of frames of operation. For 
example. if the user would like to try four frames of operation. he needs to set D3 to DO to 
'1100' which is the two's complement of four. After each frame of operation. the NCMS pulse 
from the switch controller will increment the counter (IC26) and the control line STOP 
indicating the completion of the desired number of frames of operation is asserted when the 
counter outputs are all ·o·. IC24 is a D flip-flop whose outputs are used to control the two 
connection memories in such a way that when 'Q' output is ·o·. CMI will supply addressing 
information to the data memory and CMII can be read/written by the test computer: when 'Q' 
output is '1'. the opposite operations take place. The NCMS line from the switch controller is 
used to clock this D flip-flop after each frame of operation so that the connection memories are 
worked in ping-pong mode. 
7.2.4 Circuit construction 
All the circuits mentioned in the previous sections are accommodated on seven double-
height Eurocards (160mm x 233.4mm) prototype boards partitioned as follows: 
Board 1: Data source controller (IC25.26.28-61.132-133. in Fig.A3.1) 
Board 2: Latches and shift registers for data source and data sink (IC1-24.27 in Fig.A3.1 and 
IC62-86 in Fig.A3.2) 
Board 3: Data sink controller (IC87-131 in Fig.A3.2) 
Board 4: Shift register stages for the switch (IC1-52 in Fig.A3.3) 
Board 5: Switch controller (IC53-103 in Fig.A3.3) 
Board 6: Connection memory module. CMI (ICl-35 in Fig.A3.4a) 
Board 7: Connection memory module. CMII (IC36-64 in Fig.A3.4b) 
The component list of each board is included in Appendix 5. These seven prototype boards plus 
the test computer. 68000 card. and the power supply (5V/10A & ± 12V/2A) are installed in a 
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standard Eurocard rack equipped with a 9-slot VME bus backplane. This is shown in photos 
Fig. 7.17 a and Fig. 7.1 7b. Each board has one 96-pin connector (P 1) and one 64-pin connector 
(P2). Pl is for the VME bus and P2 is for the inter-board connections. The pin assignment of 
the connector, P2 is shown in Appendix 8. 
The technology used to wire these circuit boards is called roadrunner wiring system 
which uses a wiring pencil to route and wrap the wire onto the component leads. Connections 
are made by soldering which melts the insulation of the wire and forms a permanent solder 
joint. This is a low cost, quick and easy wrapping method suitable for prototype work. As it is 
faster than the conventional wire wrapping in which stripping and cutting of wire are needed 
between every two connections. However, this primitive wrapping technology will not provide 
very high system reliability and also the large number of parallel wires must create crosstalk 
interference. Since the POC model is not operating at very high frequency. the effects of this 
. interference is not likely to be severe. 
7.2.5 Test plan 
The purpose of building the POC model was to confirm the feasibility of the memory 
switch and thus the testing to verify this goal was an important part of this development 
work. The ultimate criteria of success is the reception of uncorrupted data which has been 
correctly routed through the baseband switch. 
The test plan is to first conduct a modular test so that the functionality of each 
individual section is confirmed which is consistent with the modular design philosophy. The 
performance of the baseband switch is then verified by integrating all the sections. 
1) A program which allows the test computer to read and write all the memory chips inside 
the POC model is first developed. It is then possible to check the functions of the VME bus 
interface circuitry and to confirm whether the test computer can read and write all the 
memory chips of the POC model. 
2) The data source controller in board 1. is tested to check whether the sequential state 
machine can change state and provoke the output lines correctly. The next step is to 
confirm that the controller can govern the operations of the data source. 
3) The same steps are taken to test the data sink controller in board 3. 
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Fig.7.17a: The POC baseband switch model 
Fig.7.17b: One of the prototype board (Board 5) 
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4) The full functions of the data source and data sink are tested by integrating board 1. board 
2 and board 3 together. Firstly. the test computer writes some data into the data source 
memory. The data source controller is then commanded to commence its operation. The 
twelve 2Mbps data streams generated by the data source are shifted into the data sink and 
stored into the data sink memory. All these operations are stopped by asserting the STOP 
line manually. The test computer then reads out the data from the memory of the data 
sink and compares them with the one which the test computer has written into the data 
source previously. In these ways. the performance of the data source and data sink are 
verified. 
5) Having confirmed the functionality of the data source and data sink, they are ready to be 
used in the testing of the baseband switch. The switch controller in board 5 is first tested 
using the procedures mentioned in the above step 2. 
6) The input shift register stage and output shift register stage of the baseband switch. (in 
board 4) can be tested with the data memory and connection memory being bypassed. The 
outputs of the data memory input latch (IC53 in Fig.A3.3) are directly connected to the 
inputs of the data memory output latch (IC54 in Fig.A3.3). Hence. when the data from the 
data source passes through the input shift register stage of the switch. it will not be 
written into the data memory. Instead. it will be connected to the inputs of the output 
shift register stage of the switch. Passing through this stage. the data is stored in the data 
sink. The test computer can then compare it with the original one being written into the 
data source. Besides the input and output shift register stages. the function of the switch 
controller is also confirmed at this stage. 
7) The last section which has not been tested is the connection memory module in boards 6 
and 7. Since they comprise mainly memory chips. they are quite easy to test. Firstly. using 
step 1. their abilities to be read/written by the test computer is checked. Their ability to 
supply addressing information to the switch module is tested by first loading some 
sequential data into the connection memories. Whilst the connection memory is scanned by 
the counter D in the switch module. the data coming out of the memory is monitored by 
logic analyser to check whether this data is the same as the sequential data being written 
into this connection memory. Both connection memories. CMI and CMII need to be tested 
in these ways. 
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8) When all the sections perform their functions correctly. all the seven boards are integrated 
to verify the performance of the baseband switch. Firstly. the test computer is required to 
generate some data and to store it into the data source. It also needs to generate the 
connection tables of the baseband switch and to store them into the connection memories. 
The counter (IC26 in Fig.A3.4a) specifying the number of frames to be tested is also set. 
Then. the baseband switch is commanded by the test computer to start its operations. 
When the operations are completed. the test computer is required to check for any 
switching errors. Software which simulates the same functions of the baseband switch is 
developed. Since the input data to the switch and the connection tables is already known 
by the test computer. it can derive the expected data output from the switch using this 
software. The test computer reads the switched data stored in the data sink and compares 
it with the simulated result. Hence. the test computer can find out any switching errors. 
The main aim of the tests is to evaluate the number of switching errors in order to prove 
the feasibility of adopting memory switch architecture to build the baseband switch. Since 
parameters such as power consumption. switching delays .. etc are related to the components 
used. it is considered that measuring them are not necessary at this stage as the future 
prototype will use other higher speed technology. 
7.2.6 Support software 
Besides constructing the hardware. some software was developed to assist the testing. The 
debugging tools that come with the test computer (68000 computer card) only provide very 
primitive editing functions and a very simple assembler. Hence. it is more convenient to do the 
software development work on the host computer (VAX. 11/750). It should be noted that the 
format of storing data is different in the two machines. In the host computer. the lower-byte 
and upper-byte of a word are stored in the lower address and higher address respectively. 
However. it is the reverse in the test computer. Format conversion is thus required during data 
transfer between the two machines. Each piece of software developed to aid the testing is 
described below and their listings are included in Appendix 9. 
(1) Program. SETSRC.C. is a C program which generates the test data for the data source. Two 
types of test pattern can be chosen: one is a sequential pattern and the other is random 
data. The generated data is stored in two files. SRC.68KTAB and SRC.TAB. They contain 
the same data but use different formats. file SRC.68KTAB is loaded into the data source 
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memory and SRC.TAB will be used by the program, GEN.C. 
(2) Program, SETCON.C is a C program which generates the connection table. Again. it is 
possible to choose sequential data and random data. Since there are two connection 
memories, CMI and CMII. it is necessary to specify which connection memory is considered 
to be loaded with the generated data. The generated data is stored in the files, 
CON1.68KTAB and CONLTAB or CON2.68KTAB and CON2.TAB; depending on the choice 
of connection memories, CMI or CMII. 
(3) Program, SIM_SW.C is another C program which simulates the exact switching operations 
of the baseband switch. It is assumed that the test data entering the switch is stored in the 
file, SRC.TAB and the connection tables for the two connection memories are stored in the 
files, CONLTAB and CON2.TAB. Just like performing the real switching test, the user can 
choose the number of frames of operation being tested and which connection memory to 
be used first. With all these details, the program will simulate the functions performed by 
the baseband switch and the switched outputs are stored in the file SIM.TAB. Since the 
size of the data sink memory is only 48kbytes, the file SIM.TAB also stores only the last 
48kbytes data of the switched outputs. 
The switching operation involves mainly the manipulation of memory devices and hence 
this is not difficult to be simulated. The subroutine, OPER_SWITO. performs this task. It 
can be seen that all the memory devices are now represented by arrays of data and this 
switching operation is simulated by moving data amongst these arrays. 
(4) Program, ROUT68.S is a 68000 assembly program which provides the user some utilities to 
carry out the test. The program is run in the test computer after its object code is 
downloaded from the host computer into the test computer. When the program is run. the 
user is asked to choose one of the following options by typing the letter. 
ＭＭＭＭＭＭＭＭＭＭＭＭＭＭ ＭＭＭＭＭＭＭＭＭＭ ＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭｾ＠
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M = memory diagnostic 
S = start switching operation 
E =check switching errors 
P =display switching errors 
U =upload data back to the host 
T = back to the monitor 
1 =gen. test pattern (AA5516) for data source 
2 = gen. ｴ･ｳｾ＠ pattern (55AA16) for data source 
3 =gen. test pattern (555516) for data source 
4 = gen. test pattern (AAAA16) for data source 
5 = enable CMI to be read/written by test computer 
6 = enable CMII to be read/written by test computer 
The subroutine. MEM_DIAG is used to diagnosis the memory board. When the letter 'M' is 
typed. the user will be asked to specific which of the memory boards. data source 
memory; data sink memory; connection memory I or connection memory II needs to be 
diagnosed. The diagnostic algorithm used in this subroutine is outlined later and it is 
assumed that byte-wise memory chips are utilised. A test called walking one's test is 
introduced first. 
This test is mainly used to ensure that no bits within one word are shorted together and 
each can be read and written as '1' and ·o·. The walking one's test algorithm is: 
i) Initialise the word to all ·o·s. 
ii) Flip bit 0 to '1'. 
iii) Read the word and verify. 
iv) Flip bit 0 to ·o· and bit 1 to '1'. 
v) Read the word and verify. 
vi) Repeat steps ii to v for each bit in the word. 
The memory diagnostic algorithm is: 
i) Initialise the entire memory board to ·o·s. 
ii) If the memory width of the board is one byte. steps iii to v are skipped. 
iii) Read the first word and test for ·o·s. 
iv) Perform walking one's test on this word. 
v) Write all 'l's into this word and move to the next location. 
vi) Read the word/byte and test for ·o·s. 
vii) For each byte in this word. perform the walking one· s test. 
- - --- - --------------
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viii)Write all 'l's into this word and move to the next location. 
ix) Repeat steps vi to viii until the last location. 
If the memory width is more than one byte. it needs more than one chip to implement one 
word. Steps iii to v are used to ensure that no chips within the memory bank are shorted 
together. Step vi is to check for any shortened bits within one byte and to confirm that 
every bit can be read and written as '1' and ·o·. Steps vii and viii can ensure that no bits 
within one chip are shorted together and also there are no addressing faults. This 
algorithm can check the memory devices thoroughly and all kind of faults can be 
determined. This algorithm can also be utilised to check those memory boards implemented 
by bit-wise devices. However. if using bit-wise devices. a simplier algorithm should be able 
to diagnosis the memory board. It is because once the walking one's test is performed on 
one word to confirm no chips within a memory bank are shorted it is not necessary to 
perform this test in every location. Hence. the testing time is much shorter. 
When the user has loaded data into the data source memory and the two connection 
memories. he can start the switching operation by typing ·s·. The subroutine. ST_SW. is 
then run and the computer first asks the user to specify the number of frames of 
operation and which connection memory is to start operation first. After this. the computer 
will command the data source controller to commence its operation. 
The user can ask the computer to check for any switching errors by typing 'E' after any 
switching operation. This is done by the subroutine. CK_ERR which assumes that the user 
has loaded the simulated switched outputs into the test computer with the starting 
address. SIM_AD = 03000016. When the program is run. the user is asked what is the size 
of the data sink being used. It is because if only one frame of operation is carried out. one 
frame of data (30kbytes) will be stored in the data sink. Otherwise. for more than one 
frame of operation, the last one and half frame of data (48kbytes) is stored. The computer 
reads in one byte of data from the data sink memory and then compares it with the 
simulated result. If they are the same. the computer carrys on to check another byte. If 
not. the computer will store the data sink address of this error location; the expected data 
and the practical data found in the data sink memory into its memory with the starting 
addresses. ER.LOC_AD = 04000016. EX.DAT_AD = 06000016 and PR.DAT_AD = 
07000016 respectively. This checking process continues until all the data in the data sink 
memory have been checked. 
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By typing the letter ·p·. the switching errors found in the above subroutine are displayed 
on the terminal by the subroutine, DIS_ERR. Those information such as the data sink 
address of the error locations, expected data and the practical data are displayed. Also, the 
computer will indicate which channel this error comes from. 
There is no printer connected to the test computer. If a hardcopy of the above error listing 
is required, it needs to be uploaded back to the host computer. This is done by the 
subroutine, UPLOAD invoked when the letter ·u· is typed. 
The user can exit the program and jump back to the monitor of the test computer by 
typing the letter 'T'. In this program, there are some subroutines which can generate some 
fixed pattern of data for the data source. These patterns involve mainly alternative '1' and 
·o· and are very useful to test the memory switch. Also, by typing '5' and '6'. the 
connection memory. CMI or CMII is enabled to be read or written by the test computer. 
This can help the user to check the content of the connection memory. 
(5) Program, PERRCH.C is a C program which is used to generate a listing of the switching 
errors. It assumes that the information about this error locations, correct and incorrect 
switched outputs at these locations have been uploaded from the test computer and are 
stored in the files. ERRLOC, ERREXP and ERRPR respectively. With this information, this 
program will generate a listing of switching errors. This listing consists of six columns. 
The first one is the data sink address of the error location. The second one is the actual 
location of this error byte inside a frame. The third and fourth are the expected data and 
the practical result respectively. The last two columns indicate which bit and which 
channel the error occurs. 
7.2.7 Test results 
Before integrating all the boards together to perform the test, the functions of each board 
were tested; e.g. the correct sequences of operation of each controller were verified first. 
Considerable time had been taken to locate all the bugs with the aid of the logic analyser 
(HP1630D). Some bugs were due to wiring mistakes and poor solder joints. However, most 
problems were caused by the incorrect timing of control signals. Basically. the correct operation 
of the whole design was heavily dependent on the generation of the many control signals at the 
correct time. Any missing control pulses would corrupt the whole operation. Very often, not 
enough time was given to generate the control pulses due to the long gate delay. It was even 
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worse if the timing was just marginal and the control pulses were lost occasionally. These 
could cause occasional malfunctions and the origins of these bugs were very hard to trace. To 
rectify these problems. higher speed devices were used. or the way of generating the pulses 
were redesigned. Sometimes. the control signal was generated too early and it could be delayed 
by adding extra gate delay or connecting a capacitor to ground. In order to have a reliable 
design. the maximum figures. instead of the typical one, mentioned in the data sheets were 
taken into account when estimating the gate delay. 
Some occasional errors were due to the false-triggering of edge-triggering devices. such as 
counters and flip-flops. These were usually caused by the spikes on the noisy lines. It was not 
easy to get rid of these completely especially the wiring technology used was primitive. 
Sometimes. the control line needed to be re-routed and sometimes adding de-coupling capacitors 
could alleviate the problems. 
The data source memory. data sink memory and connection memories were all checked by 
the memory diagnostic routine in the program. ROUT68.S. No fault was found and every bit 
could be written as ·1· and ·o·. The data memory had not been designed to be read or written 
by the test computer and hence it could not be verified by the memory diagnostic routine. 
The performance of the data source and data sink was verified first by connecting the data 
source outputs to the data sink inputs directly. as shown in Fig. 7 .18a. If there was no bug. data 
pre-loaded into the data source memory could be transferred to the data sink memory without 
any errors. Several test patterns were used to locate all the possible faults. They were: 
i) all 'l's and all ·o·s to check any lines or bits stuck at '1' or ·o·. 
ii) alternative '1' and ·o· patterns such as '555516', and 'AA5516' to check any adjacent lines or 
bits short together and any interference amongst the data lines. 
iii) sequential pattern to check any lines short together and any addressing problems. 
All the above test patterns were tried to test the data source and data sink. It was found that 
all of them could be transferred from the data source to the data sink without any errors. The 
data source and data sink could now be used confidently to test the baseband switch. 
To test the baseband switch. the input shift register stage and the output shift register 
stage of the switch was tested first by bypassing the data memory. As shown in Fig.7.18b. the 
data coming from the data source was looped back to the data sink in board 4 without any 
switching operation. The same test patterns were used to perform this testing. When trying the 
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Fig. 7.18: Testing the prototype boards 
ＭＭＭＭＭＭＭＭ ＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭｾ＠
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all '1's and all 'O's patterns. there were no problems. When testing with the pattern, '5555 16', 
it was found that some locations in the data sink were stored with '5D16' instead of '5516'· The 
average number of these error were about 200 out of 30000 locations and they were randomly 
distributed mainly in the channel 2 and channel 4. In order to locate the possible part which 
caused the problems. the inputs of the output shift register stage were hardwired to the pattern 
The same errors still existed which implied that the problems lied in the output shift register 
stage. These random errors were usually caused by the crosstalk interference amongst the lines 
or bad contacts. All the solder points were resoldered but it did not solve the problems. All the 
shift register chips in board 4 were unplugged and the inputs of the SIPO shift registers in the 
input shift register stage (pin 1 of IC1-12 in Fig.A3.3) were connected to the outputs of the 
PISO shift registers in the output shift register stage (pin 9 of IC25-36 in Fig.A3.3). No more 
errors were found if data was looped back in this way. This proved that the interference did 
not come from the bus interconnecting board 3 and board 4. If the shift register chips for 
channel 7 to channel 11 were plugged in again. the same errors occurred in channel 2 and 4. 
Line drivers were tried to add in to connect the PISO shift register outputs to the bus 
(Fig.7.19). However. it did not alleviate the problems. Referring to Fig.7.19. it was found that 
if one of the wire connecting the PISO shift register output to line driver (i.e. point a and b) 
was disconnected. no errors were found. The errors still existed even if the wire at point c was 
disconnected. This suggested that the output lines of the PISO shift registers interfered with 
each others. It was wondered that if the signals coming from the twelve PISO shift registers 
were not all clocked out at the same instance. the interference might not exist. Hence. the 
2MHz clock applying to some of the PISO shift registers was delayed slightly by a RC 
network (R = 1kfi. C = 15pf). This trick did alleviate the problem. The chance of having errors 
was much reduced. It did not have any errors in many trials and only occasionally a few 
(about 10) random errors occurred in some trials: about 1 in 20 trials. 
The performance of the entire baseband switch was then tested by integrating all the 
boards together. Firstly. sequential tables were loaded into the two connection memories and 
the same test patterns were loaded into the data source memory. The data entering the switch 
should now be routed to its outputs according to the connection table stored in the connection 
memory. It was found that the switch performed correctly even trying several frames of 
operation. All the test patterns were tried and if using sequential connection tables. errors 
occurred very rarely: just like the previous test. When random tables were loaded into the 
.. . -- ------- --------- ---------------......., 
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' connection memories, the test was performed with sequential or random tables stored in the 
data source. In both cases, few random one bit errors (less than 20) were found in each 
attempt. Fig7 .20 illustrates an example of the error listing. It can be seen that the errors are 
mainly occurred in certain bits: it is bit 1 in this example. 
7 .2.8 Discussion 
The above test results have shown that the basic design of the baseband switch is correct. 
Using the memory switch architecture. data entering the switch can be routed to the correct 
outputs according to the connection table. Also, the connection memories work correctly in 
ping-pong mode: there are no switching errors during the switching between the two connection 
memories. The several one-bit errors occurred randomly are probably caused by the crosstalk 
interference amongst the lines due to the primitive wiring technology. It is very hard and time 
consuming to trace the cause of this interference: hence no further attempt was tried to solve 
the problem. The confidence of this design should not be affected by these few errors. 
From the modelling work. it was found that the design of the baseband switch must be 
very careful to ensure that all the control signals have sufficient timing margins. The 
relationships of all these control lines are quite complex. They must be asserted or de-asserted 
at the precise time in order to maintain the correct sequences of operation of the switch. Also, 
the wiring technology is of prime importance. Noise appearing on the data lines would only 
corrupt some data. However. if occurring on the control lines. the correct sequences of 
operation would be destroyed: sometimes the system needs to be restarted again. 
In this design. the data memory cannot be diagnosed by the test computer. It can only be 
tested by sending some test patterns into the switch: such as all ·o·. all '1". alternate '1" and ·o· 
and sequential table. These patterns can already locate most of the possible faults of the data 
memory. One possible bug which may not be found is the shortening of bits within one chip; 
however. the shortening of adjacent bits within one chip can still be found by the above test 
patterns. Although it is very unlikely for two non-adjacent bits within one chip to be ｳｨｾｲｴ･､＠
together. the inclusion of circuitry which allows the test computer to read and write. i.e. to 
diagnosis the data memory directly is still worth considering in future designs. 
In this testing. the connection memory has not been updated during the operation of the 
switch. It is because the connection memory consisting of 30kwords is too large to be updated 
within one (10ms) frame period. The cycle time of the memory inside the test computer is 
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mem. loc.:1671A9 rel.loc.(dec):l4548 exp.=66 pract=67 err.bit=l ch=4 
mem. loc.:1673B9 reLloc.(dec):l4812 exp.=8E pract=8F err.bit=l ch=4 
mem. loc.:1680C9 rel.loc.(dec): 16484 exp.=8E pract=8F err.bit=l ch=8 
mem. loc.:1682F5 rel.loc.(dec):16762 exp.=06 pract=07 err.bit=l ch=lO 
mem. loc.:168A2D rel.loc.(dec):17686 exp.=66 pract=67 err.bit=l ch=lO 
mem. loc.:168C81 rel.loc.(dec):l7984 exp.=02 pract=03 err.bit=l ch=8 
mem. loc.:16E221 rel.loc.(dec):28944 exp.=DD pract=DE err.bit=l ch=O 
mem. loc.:16E385 rel.loc.(dec):29122 exp.=4C pract=4E err.bit=2 ch=lO 
mem. loc.:16EA67 rel.loc.(dec):30003 exp.=06 pract=07 err.bit=l ch=3 
mem. loc.:16EE8B rel.loc.(dec):30533 exp.=DC pract=DE err.bit=2 ch=5 
mem. loc.:170C3F rel.loc.(dec):34335 exp.=3C pract=3E err.bit=2 ch=7 
mem. loc.:17 411D rel.loc.(dec):41102 exp.=B6 pract=B7 err.bit=l ch=6 
mem. loc.:17 476F rel.loc.(dec):41911 exp.=8E pract=8F err.bit=l ch=8 
TOTAL ERROR = 13 
mem.loc.= address(in hex.) of the error location in the data sink 
rel.loc.= the relative location of the error location 
exp =the correct switching output 
pract =the incorrect switching output 
err. bit = which bit having error, 'F' indicates more than one bit error 
ch = which channel having error 
channel number is from 0 to 11 and bit error no. is from 1 to 8. 
Fig. 7.20 An example of the switching error listing (static mode testing) 
. . . ... . -- -------------------------------r 
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about 250ns and hence the test computer is not fast enough to supply data to update the 
connection memory. In order to demonstrate the switch operating in dynamic mode. the 
connection memory module was redesigned so that the test computer can update the connection 
memory during the operation of the switch. This work is reported in the following section. 
7.3 POC model designed for dynamic switching 
7.3.1 Introduction 
In the proposed business satellite system, the master control station (MCS) is either on 
the ground or on-board but this fact will not affect the design of the baseband switch. This 
MCS receives the requests from all the stations and generates a time slot assignment table 
(TSAT) according to some scheduling algorithm. The relationships amongst the TSAT. the 
connection memory table (CMT) and the data memory are explained in Fig.7.21. The TSAT 
indicates which time slot in the uplink will be transmitted to the ground during certain time 
slot for certain channel in the downlink. For example. referring to Fig.7.21. the time slot 1 
(TS1) in the uplink channel 2 will be transmitted to the ground during the TS1 in the 
downlink channel 1. Consisting of a thousand bits, one time slot must be stored in more than 
one memory location in the data memory. Hence. the CMT is not exactly the same as the TSAT 
but can be derived from it. As shown in Fig. 7 .22. the derivation is not complicated. Assuming 
that the TSAT provides the first data memory address of that time slot being switched, it can 
be expanded to form the CMf by repeating an addition process m times for all the downlink 
channels in the same time slot. In this addition process. the next address of that time slot 
being switched is obtained by adding N to the previous address. (N is the number of channels 
and m is the number of locations required to store one time slot). 
For the proposed business satellite system. the size of the TSAT will be about 12250 x 17 
bits whilst the CMT is 125k x 17 bits (assuming a data memory width of 128 bits). Also. 
dynamic switching is considered and the CMT is required to be reconfigured completely every 
frame. If the baseband switch designed in the previous section is utilised. a high speed channel, 
about 100Mbps. is required to transmit the CMT from the MCS to the baseband switch. 
Certainly. it is not practical to do this because it involves a lot of high speed devices. By 
transmitting only the TSAT. a lower speed channel. 10Mbps. can be utilised. However, this 
requires the on-board switch to have the capability of transforming the TSAT into the CMT. 
If every frame is needed to be reconfigured. a quick way of performing this transformation 
.. ... 
.. ... 
.... 
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Fig.7.21: Illustrating the difference between TSAT & CMT 
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a>NNECTION MG\10RY 
TABLE (CMI) 
TIMESWf 
ASSIGNME'I'.'T 1 a 2 b 
TABE(TSA1) 
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n 
2 b n+l a+n 
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(m+2)n+l d+n 
(m+2)n+2 e+n 
assuming N channels 
and (m+l)-byte time slot 
Fig. 7.22: Illustrating the conversion from TS AT to CMT 
-353-
must be devised. 
7.3.2 Connection memory module 
The connection memory module was redesigned in such a way that it is fast enough to 
derive the CMT from the TSAT in every frame. Like the previous design. it is better to treat 
the connection memory module as a black box so that it can be interfaced to any computer 
board. 
As mentioned before. the algorithm needed to convert the TSAT into the CMT is quite 
straightforward. Since it involves mainly addition and counting operations. it can easily be 
implemented by software. However. it is definitely not fast enough to do this conversion in 
every frame. Quick conversion must be implemented by hardware: either using adders/counters 
or using a look up table. It is found that hardware involving adders and counters is no simplier 
or faster than the look up table design. Hence. the look up table method which makes use of 
the existent high speed and high density memory chips is adopted to implement this high speed 
conversion. 
Figure 7.23 is the block diagram of this connection memory module. its timing diagram 
and flow diagram are shown in. Fig. 7 .24. A dual memory working in ping pong mode is used to 
store the TSAT; one memory is working whilst the other can be updated. Both these memories 
can be read and written by the test computer. When the connection memory module is 
operating. the TSAT memory is read sequentially with the address supplied by the counter C. 
As there are only 240 time slots for all the twelve channels the counter C counts from 0 to 
240. Since the TSAT only indicates the address of the first byte of a time slot. the other 
addresses in that time slot are supplied by that part of circuitry consisting of look-up table 
(LUT) and first-in first-out (FIFO) memory. The data read from the TSAT memory is utilised 
directly to address the data memory to read out the first byte of a time slot. At the same time. 
this data is used to address the look-up table memory whose outputs will be the address of the 
next byte of that time slot and is temporarily stored in the FIFO buffer. These procedures are 
repeated for all the channels and counter A counting from 0 to 11 is used to keep track of the 
number of channel. After the first byte of a time slot of all the twelve channels have been 
read out from the data memory. the second byte is going to be read out. The addresses of the 
second byte of all the twelve channels have already been stored in the FIFO buffer. Hence. the 
TSAT memory is disabled because the addresses are now supplied by the FIFO buffer. Similar 
interface 
with the 
test computer 
tri-state bus 
data 
dual 
TSAT 
MEMORY 
2 x 240 xl6 
address 
r 
address 
selector 
'---------' 
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Fig. 7.23: Block diagram of the modified connection memory module (dynamic mode) 
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assuming N channels and m-byte time slot 
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(a) timing diagram 
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enable latch 1, 
read FIFO buffer, 
read L.U.T. 
Fig.7.24: Timing and flow diagrams of the connection memory module (dynamic mode) 
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to the previous case. besides using the data coming out of the FIFO buffer to address the data 
memory directly. this data is also used to address the look-up table memory to find out the 
address of the next byte in that time slot which will be stored in the FIFO buffer. These steps 
are repeated for every byte in each time slot of the twelve channels. There are 125 bytes in 
each time slot and counter B is used to count this. When one whole time slot of data of the 
twelve channels has been read out of the data memory. the TSAT memory will be enabled 
again to obtain the addresses of the first byte of those uplink time slots which are required to 
be switched to the downlink channels in the coming time slot. The above steps are repeated 
until one whole frame is completed. i.e. when counter C reaches 240. 
In this design. the memory speed of the connection memory module does not require to be 
faster than that of the data memory. Hence. if the memory used in the data memory is fast 
enough to perform the switching. the connection memory module must be fast enough to 
perform the conversion and to generate the addresses. This implies that this design will not 
impose any restrictions on the size of the switch. The beauty of this design is that the MCS is 
only necessary to supply the TSAT to the on-board baseband switch. For the proposed 
satellite system. the TSAT has 12250 locations. Assuming the worst case. the switching plan is 
required to be changed completely every frame. i.e. it is necessary to update 12250 locations in 
20 ms or 1.6 p.s for one location. Certainly there is no problem in the TSAT memory speed and 
that is why the design itself will not limit the rate of changing the switching plan. The factors 
which affect this rate will be the processing speed in the MCS and the decoding speed on-board 
the satellite. These factors are not considered at this stage of work because they are not related 
to the design of the baseband switch. 
The detailed circuit diagram of this connection memory module is shown in Fig.A3.6 in 
Appendix 3. The dual TSAT memory is implemented by four 8k x 8 SRAM chips (IC7-10). 
Unlike the previous design. these TSAT memories are not read and written by the test 
computer via the VME bus. The connection memory module communicates with the test 
computer via the parallel port of the 68000 card. Hence. this connection memory module can 
be interfaced easily to any computer card which has a parallel port. The parallel port of the 
test computer has 3 data ports; P A. PB & PC and 4 control lines; Hl. H2. H3 & H4. H3 is 
looped back to H4 to accomplish the handshaking process required to send data out of the data 
ports. Port A and port B are used to communicate with the data port of the TSAT memory 
chips via some latches (IC11.12.15 & 16). When the TSAT memory is read and written by the 
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test computer. the sequential address is not supplied by the test computer directly. instead. 
they come from a counter (IC1). This counter can be cleared and incremented by the test 
computer according to the pulses on the PCO line and H4 line of the parallel port respectively. 
The IC3-6 are the address selectors which connect the suitable addressing information to the 
TSAT memory. When the TSAT memory is supplying addressing information to the data 
memory. it is addressed by the counter C. (IC2). Latches (IC13 & 14 or IC17 & 18) are just 
used to buffer the data output from the TSAT memory. At the correct instance. the control 
signal. EN1 will enable the latches (IC19.20) so that the addressing information is passed to 
the data memory. 
The look-up table is stored in two 32k x 8 UVEPROM chips (IC25 & 26) and the FIFO 
buffer is implemented by four 4-bit FIFO chips (IC21-24). The control signals. UNCK. LDCK 
and CLRl governing the operation of the FIFO buffer come from the switch controller which 
will be described in the next section. Another control signal CLRl is delayed by a RC network 
and the gates (IC37a,b) so that the FIFO chips are cleared after the first LDCK pulse. Decoding 
logic (IC31 and 33a) will decode the counter C (IC2) outputs to generate the ONEFR pulse 
when it reaches 240. This pulse indicates the completion of one frame of operation and is sent 
to the test computer via the H1 line. Counter B (IC27) counts the number of bytes in one 
time slot and its outputs are decoded by logic gates (IC32 & 33b) to generate the ONEBL pulse 
which indicates the arrival of the last byte. 
IC28 is a D flip-flop used to generate the STOP signal which indicates the end of the 
switching operation. When the test computer wants to stop the switching operation. the PC2 
line of the parallel port will send a pulse to clock the D flip-flop (IC28a) so that the Q1 output 
is set to HIGH. This information will be passed to the Q2 output to assert the STOP line. when 
the D flip-flop (IC28b) is clocked by the control signal. CKSW. This can ensure that the STOP 
line is asserted when the current frame is finished. 
IC29 is another D flip-flop which governs mainly the status of the two TSAT memories. 
When the Q2 output is HIGH, TSAT1 is in active mode and TSAT2 can be updated by the test 
computer. Their status are swapped when the Q2 output is LOW and this swapping is 
controlled by the PCl line of the parallel port. This swapping instruction is passed to the Q2 
output when CKSW line is pulsed to ensure that it only take effect at the beginning of each 
frame of operation. Also, the status of the two TSAT memories can be set directly via the PC3 
and PC4 lines. PC3 can clear the D flip-flops so that TSATl can be updated by the test 
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computer and TSAT2 is in active mode. PC4 can pre-set the D flip-flops to get the opposite 
effect. 
It can be seen that the number of components required by this connection memory 
module is actually lesser than the previous design. However. the operating principle is not as 
straightforward as the previous case. The correct operation of this module depends on many 
control signals which are supplied by the switch controller mentioned in the following section. 
7.3.3 Switch module 
Fig.A3.5 is the detailed circuit diagram of the switch module. Comparing this one with 
the previous design (Fig.A3.3). it can be seen that they are the same except for the switch 
controller part as only this controller needs to be redesigned to govern the operation of the 
modified connection memory module. Programmable array logic (PAL) devices (IC23 & 24) are 
utilised to implement the controller as they can replace many decoding logic gates and the 
chip-count is reduced significantly. 
The flow diagram. state diagram and timing diagram of the switch controller are 
illustrated in Fig.7.25. 7.26 and 7.27 respectively. The controller remains in state 'a' until the 
ISRF line is asserted to indicate that the input shift register stage is filled up with data. The 
states 'b' to 'e' are repeated until the WRFIN line is asserted which means that all the data 
stored in the input shift register stage has been written into the data memory. Within these 
states. the SMEM line is asserted so that the TSAT memory is selected to supply the addressing 
information to the data memory. The DMRW and DMOE lines control the data memory whilst 
the LDCK line controls the FIFO buffer. From state 'h' to state 'k'. the data memory is 
controlled in the similar ways as in states 'b' to 'e'. However, the TSAT memory in the 
connection memory module is now disabled and the addressing information is obtained from 
the look-up table memory. The LDCK and UNCK lines control the loading and unloading 
operation of the FIFO buffer respectively. These steps are repeated until the ONEBL line is 
asserted which means that one time slot of data has been switched to the twelve output 
channels. If the ONEFR line has not been provoked at this stage to indicate the completion of 
one frame of operation. the controller will return back to state ·a·. Otherwise. it will jump to 
state T where the status of the STOP line is checked. If it is asserted by the test computer to 
signal the end of the switching operation, the controller will return to state ·a· via states 'm', 
'n', 'o' and 'p'. These states are used to ensure that the last twelve bytes of data remained in 
wait until all data 
inside the o/p S.R. 
stage is stored into 
the data sink 
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read TSAT memory 
set data mcm. to write mode, 
store LUT o/ps into FIFO buffer 
set data mem. to read mode 
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data mem. o/ps are enabled, 
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store LUT o/ps into FIFO buffer 
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Fig. 7.25: Flow diagram of the switch controller (dynamic mode) 
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STATE ABCD 
SYSRESET + ISRF 
SMEMt 
CLRl tt CLR3tt 
DMRW t 
l1XX ft ENl tt 
DMRW t 
INTC tt 
INCDM tt 
CLR2 tt 
DMOE tt 
SMEM t 
CLR3 tt 
INCBL tt 
DMRWt 
UXK ft ENl tt 
DMOE tt 
ISRF 
Fig. 7.26 State diagram of the switch controller (dynamic mode) 
Sf
 A '
IE
 
b 
d 
e 
b 
c 
g 
h 
k 
h 
g 
k 
b 
k 
m
 
t6
M
Hz
 c
lo
ck
 
ｾｦＢｕｕｌｦｬｴｦＢｕｕｌｦｬｴｲ＠
r
-
-
-
-
-
1
/ 
/· 
1s
RF
 
r 
-
1 
Ｎ｟｟｟ＭｾＯ｟｟ｪ＠
ＭＭＭＭＭＭｾＱＭ
ｾ＠
ｾ＠
1 
n
 
ｾ＠
DM
RW
 
I 
L
_
 
I. 
f/ 
1/
-
l
-
-
-
_
_
.J
. 
I I 
I I 
ux
x 
n
 
I 
1! 
1. 
11 
!/
-
EN
T 
L
J 
I 
'/ ＭＭＭＭＭＭｾＱ＠
l-
1N
TC
 
_
_
_
 
_
_
.
!!
 
r 1
/ 
I/ 
II 
'I 
{-
-
_
_
_
 
_
_
_
.
11
 
J'L
 
1
1
 
"
 
,
 
''-
'
!-
/-
ｾ＠
I 
I 
JN
CI>
M:
 
IN
CB
L 
ＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭｾｾ＠
ｾ＠
'I 
{-
UN
a<
 
ＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭｾＯ＠
L
J 
70 
'I 
'
/-
CK
SW
 
ＭＭＭＭＭＭＭｾＱ＠
I 
ll
 
ｩＧｾＡＭ
IM
:E
 
-
/ 
'
!-
W
RF
IN
 
{
-
IL
;;
 
'
1-
-
/_
_
_
ll
 
CI
..fN
 
CN
EB
L 
a-
ffiF
R 
-
-
-
-
-
-
-
-
1
1
 
I 
,
f 
i'
_
_
r
-
-
y
f-
-
r
-
-
-
-
1
'/
--
J
l 
II
 
'I 
I 
I 
7{
 
II
 
I 
.
 
ST
OP
 
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
1
/ 
Fi
g.
7 .
27
: 
Ti
m
in
g 
di
ag
ra
m
 o
f 
th
e 
sw
itc
h 
co
n
tr
ol
le
r 
(dy
na
mi
c 
m
o
de
) 
I v,
') 0'
\ 
""
"'
 
-362-
the output shift register stage can be shifted into the data sink. If the STOP line has not been 
asserted. the controller will jump back to state ·a· directly from state T and continues the 
next frame of operation. 
7.3.4 Circuit construction 
This is similar to the circuit construction of the previous design (section 7.2.4). two 
double height Eurocards were used to build the modified switch module and the connection 
memory module. The switch module and the connection memory module are designated as 
board 8 and board 9 respectively. The component lists of the two boards are included in 
Appendix 5. These boards are also equipped with two connectors: P1 for the VME bus and P2 
for the inter-board connections. Since the control and signaling lines are different from the 
previous design. the pin assignment of the P2 connector is modified and is reported in Appendix 
8. The connection memory module (board 9) is needed to communicate with the parallel port 
of the test computer: hence another connector (P3) is installed at the front of this board. The 
pin assignment of this connector is also included in Appendix 8. 
Both the logic of the switch controller and the look-up table were required to be 
programmed into the PAL devices and UVEPROM chips respectively by the programmer. The 
look-up table is just a sequential table starting from 12 to 30000. 
The same wiring technology was used to construct these boards which were installed in 
the same Eurocard rack. The previous boards 5. 6 & 7 were discarded in the testing of this 
modified baseband switch and hence the switch was made up of six boards only. 
7.3.5 Test plan 
The data source and data sink (board 1 to 4) have been confirmed to operate correctly. 
Hence. only the newly built board 8 and 9 needed to be debugged before all the six boards were 
integrated to test the performance of dynamic switching. 
The switch controller is now implemented by PAL devices. Before the PAL devices are 
programmed. the design can be simulated by the manufacturer"s software. If the expected 
sequences of operation are obtained from the simulation. the switch controller should function 
properly once the PAL devices are programmed. This is the merit of employing PAL devices 
because it saves much time in debugging the hardware. 
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For the connection memory module (board 9). the first test is to check whether the TSAT 
memories can be read and written by the test computer. If there is no problem, the TSAT 
memories can be loaded with a table with which sequential addressing information will be sent 
to the data memory. By connecting board 8 and 9 together. the switch controller can govern 
the operation of the connection memory module and it is possible to confirm whether the 
sequential addresses are generated correctly from the connection memory module with the 
help of logic analyser. 
After the two modules are found to perform their basic functions correctly. all the 
boards can be connected together to test the performance of the baseband switch working in 
dynamic mode. The software mentioned in the next section will aid this testing. 
7.3.6 Support software 
(1) Program. SW _TST.S is a 68000 assembly program which helps to test _the performance of 
the modified baseband switch operating in dynamic mode. Experience gained from the 
previous test showed that it was time consuming and not very reliable to upload or 
download data between the host computer and the test computer. To prevent these tedious 
processes, all the software was written in assembly language so that all the tasks were 
performed by the test computer. Also. a printer was now available and connected to the 
printer port of the terminal. it was not necessary to upload the data to the host computer 
just to obtain a hardcopy. 
When the program is run. the user is asked to choose one of the following options: 
S = start testing 
P =print errors 
G = gen. seq. pattern for data source 
I= gen. TSAT which supplies seq. addresses to data memory 
C = block memory move 
H = read data memory content into data sink 
T = back to the monitor 
1 =gen. test pattern (AA55 16) for data source 
2 = gen. test pattern (55AA16) for data source 
3 = gen. test pattern (5555 16) for data source 
4 =gen. test pattern (AAAA16) for data source 
5 =gen. test pattern (0000) for data source 
6 =gen. test pattern (1111) for data source 
When letter ·s· is typed. the subroutine. ST_TEST is run to test the switch. The flow 
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chart of this subroutine is shown in Fig.7.28. Firstly, the TSAT1 memory inside the 
connection memory module is updated so that the TSAT is ready to be used when the 
first frame of operation is commenced. In this testing, it is assumed that the TSA T is 
already available and is stored in the test computer with starting address, 01000h. In 
order to have different pattern of TSAT in each frame of operation, the TSAT stored in 
the test computer is modified by rotating the table by one location. This is done by the 
subroutine, UPDATE_TSAT. 
Before the switching operation is started, the system is reset. This is done by the 
instruction, RESET which will assert the SYSRESET line in the VME bus. This line has 
been used commonly in this design to reset the counters and fiip-fiops. Also, the parallel 
port of the 68000 card is needed to be initialised and is done by the subroutine. 
SW_INIT. 
In this subroutine, there is a software counter which counts the number of completed 
frames. Every 256 frames. a message is sent to the terminal so that the user can follow 
the progress of the testing. 
The switching operation is started by sending a signal to the switch. During the 
switching operation. the another TSAT memory is updated by the subroutine WR_TSAT. 
Having finished this updating of the TSAT. the software will assert the STOP line to stop 
the switching operation when the current frame is ended since the test computer needs to 
check for any switching errors after the current frame is finished which is indicated by 
the assertion of the ONEFR signaling line. Also, at the end of a frame. the two TSAT 
memories are swapped to prepare for the next frame. 
Before checking for any switching errors, the subroutine, SIM is run to simulate the 
switching operation and to generate the expected switching outputs. This subroutine reads 
the data source memory directly and stores the data into a block of memory inside the 
test computer which acts as the simulated data memory. According to the TSAT stored in 
the test computer. the data stored in the simulated data memory is switched to another 
block of memory acting as the simulated data sink memory. 
When the simulation is finished, the expected switching outputs are stored in a block of 
memory with starting address, SIM_AD = 02760016. The subroutine CK_ERR is then run 
to compare these expected switching outputs with the data stored in the data sink 
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initialise the parallel port 
so that the TSATl 
memory can be updated 
modify the TSAT stored 
in the test computer 
reset the system and 
initialise the parallel port 
increment the counter 
which counts the number 
of frame of operation 
report it on the terminal 
and reset the counter 
enable the start of switching 
operation 
update the standby 
TSAT memory 
asserting the STOP line 
of the 
run the simulation routine 
to generate the expected 
switching outputs 
check for any switching errors 
print the errors 
Fig.7.28: Flow chart of the 'ST_TEST' subroutine 
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memory. Any switching errors will be stored in the test computer. If there are errors. 
these errors will be displayed on the terminal by the subroutine. PR_ERR. If a printer is 
connected to the terminal. a hardcopy of the error listing can be obtained. Only the first 
twenty lines of the error listing is displayed and printed because the listing will be very 
long if the frame is corrupted. 
By typing the letter ·p·. the subroutine. PR_ERR will be run so that the complete error 
listing ca,n be displayed on the terminal and printed by the printer again. 
Besides the above two utilities. there are also other subroutines which aid testing. They 
include the functions to generate different test patterns for the data source: generating the 
TSAT which will supply sequential addressing information to the data memory: moving 
block of memory with a size of 30kwords. copying the data memory content into the data 
sink memory and jumping back to the monitor of the test computer. 
(2) Program SETTSAT.C is a short C program which generates the TSAT table. Random data 
is used in the table and it is written inC language because random data is more difficult 
to be generated by assembly language. The generated TSAT is stored in the file. 
TSAT.TAB. However. as the data format of the host computer and the test computer is 
different data reformatting is required. The reformatted TSAT is then stored in the file 
TSAT.68KTAB which is ready to be downloaded into the test computer. 
7.3.7 Test results 
Firstly. the two newly built boards had to be debugged to locate any hidden problems. 
After weeks of debugging. the two boards were finally found to be operated correctly. 
Basically. the initial design was correct and no great changes in the hardware were needed. 
Most bugs were caused by timing problems. As mentioned in the previous phase of work 
(section 7 .2. 7). the insufficient timing margins could cause occasional incorrect sequences of 
operation which were very difficult to trace. With the experience gained in the precious phase of 
the work. this modified switch had been designed with care to try to ensure that enough 
timing margins were given. However. some problems were still overlooked and much time has 
been expended to debug them. Very often. these problems could be rectified easily. for 
instance. sometimes adding a D flip-flop. 
Another problem was the false-triggering of the counters. For example. the counter B 
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(IC2 7) and counter C (IC2) in the connection memory module are very crucial to the correct 
operation of the switch. One spike on the clocking line could corrupt a whole frame. The 
clocking lines to the above two counters were subjected to noise because the clocking signals 
were generated by the switch controller in board 8 and were sent to the connection memory 
module in board 9 via the inter-board connecting lines. It was found that adding line 
transmitters at the transmitting board and line receivers at the receiving board was very 
effective in suppressing noise. No further false-triggering was observed after this modification. 
Subsequently. line transmitters and line receivers were added to all the control lines which 
required to travel from board to board. 
When each part of the switch module and the connection module had been shown to 
function properly. boards t to 4 were added to test the performance of the baseband switch 
working in dynamic mode. The testing was supervised by the software mentioned in the 
previous section. Firstly. it was confirmed that the two TSAT memories could be updated by 
the test computer when the switch was operating. Figure 7.29 illustrates the timing waveforms 
of the control lines of the parallel port being observed. Since the frame period was tOms. the 
ONEFR line was asserted correctly tOms after the start of a frame. This pulse was sent to the 
test computer via the Ht line of the parallel port. H2 line was used to enable the TSAT 
memory to be written by the test computer. It was negated when the TSAT memory was being 
written. It could be seen that it took 1.5 ms for the test computer to update the 240 locations 
of the TSAT memory. The rising edge of the H4 line was used to increment the address 
generator (IC1) in the connection memory module whilst PCO line was used to clear this 
generator. Also. the timing waveforms of various control lines shown in Fig.7.27 were 
confirmed. 
When the TSAT memory was loaded with a pattern which allowed sequential addressing 
information to be generated by the connection memory module. it was confirmed that 
sequential address could be supplied by the connection memory module to the data memory. 
Various test patterns for the data source such as all ·o·s. all 'l"s, alternative ·r and ·o· and 
sequential table were tried. There was no switching error for the simple test patterns like all 
·o·s and 'l"s. For the other two patterns. some errors occurred and in average it was about 5 
errors in every 5 successive frames of operation. When random data was used for the data 
source and TSAT, the average number of errors increased to about 15 in every frame. All these 
errors were occurred randomly and were only t-bit changes. It was similar to the previous 
ENSH 
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Fig. 7.29: Timing of the control lines of the parallel port 
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testing results. However. it was important to note that the two TSAT memories could be 
updated correctly during the switch was operating and the swapping of the two TSAT 
memories would not cause any switching errors. 
The previous test results had already indicated that all the random errors were likely to 
come from board 4. This board consisting of the input shift register stage and the output shift 
register stage of the memory switch had many parallel lines which would interfere with each 
other. To prove this point, this board was rebuilt and it was divided into two boards (board 
4a & 4b) with each board occupied by one shift register stage. 
When the board 4 was rebuilt. the performance of the switch improved dramatically. The 
above 1-bit random errors no longer existed. The switch has been tested for 20 days and 
1223273 frames of operation have been carried out. It was found that only 95 frames were 
corrupted. Hence, the bit error rate was 7. 77x1o-s. All the frames were corrupted in a similar 
way and one of the error listing is shown in the Fig.7.30. When errors occurred, the content 
of the data memory has been copied into the data sink memory for checking. It was confirmed 
that correct data have been switched into the data memory. 
7.3.8 Discussion 
The baseband switch has now been modified to operate in dynamic mode. The suggested 
way of generating the connection memory table from the TSAT has proven to work 
successfully. Due to the small size of the TSAT. the test computer has sufficient time to update 
it within one frame period and this fact allows the possibility of demonstrating the dynamic 
switching of the baseband switch. In this testing. the operation of the switch was frozen after 
every frame so that the test computer could check for any switching errors. It has been ensured 
that the status of the switch was not changed during this period of checking. Hence, the 
performance of the switch operating continuously should be the same as this test result. 
The bit error rate was found to be 7.77 x 10-5 which is not very low. However, if the 
error listing (Fig. 7.30) is examined carefully. it can be found that it is the spikes on the control 
line which lead to the switching errors. As shown in Fig. 7 .30. the data stored in the last 36 
locations of the data sink memory is the switched outputs of the previous frame. This suggests 
the possibility that these locations have not been written in the present frame; i.e. the data sink 
has stopped writting the switched outputs into its memory for 36 locations. This argument is 
supported by the error patterns of the other error locations. Since, sequential table is used for 
fr. no. 00000100 
fr. no. 00000200 
fr. no. 00000300 
fr. no. OOOODEOO 
fr. no. OOOODFOO 
the error frame is OOOODF36 
err.addr.=16A531 ch.no.= 0 
err.addr.=16A533 ch.no.= 1 
err.addr.=16A535 ch.no.= 2 
err.addr.=16A537 ch.no.= 3 
err.addr.=16A539 ch.no.= 4 
err.addr.=16A53B ch.no.= 5 
err.addr.=16A53D ch.no.= 6 
err.addr.=16A53F ch.no.= 7 
err.addr.=16A541 ch.no.= 8 
err.addr.=16A543 ch.no.= 9 
err.addr.=16A545 ch.no.= A 
err .addr .=16A54 7 ch.no.= B 
err.addr.=16A549 ch.no.= 0 
err.addr.=16A54B ch.no.= 1 
err .addr .= 16A55D ch.no.= A 
err.addr.=16A55F ch.no.= B 
err .addr .= 16EA19 ch.no.= 0 
err.addr.=16EA1B ch.no.= 1 
err.addr.=16EA1D ch.no.= 2 
err.addr.=16EA1F ch.no.= 3 
err.addr.=16EA2D ch.no.= A 
err .addr .=16EA2F ch.no.= B 
err .addr .= 16EA31 ch.no.= 0 
err .addr .= 16EA33 ch.no.= 1 
err .addr .= 16EA45 ch.no.= A 
err.addr.=16EA47 ch.no.= B 
err .addr .= 16EA4 9 ch.no.= 0 
err.addr.=16EA4B ch.no.= 1 
err.addr.=16EA4D ch.no.= 2 
err.addr.=16EA4F ch.no.= 3 
err .addr .= 16EA5D ch.no.= A 
err.addr.=16EA5F ch.no.= B 
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exp.output= 29 pract.output= 4D 
exp.output= 2A pract.output= 4E 
exp.output= 2B pract.output= 4F 
exp.output= 2C pract.output= 50 
exp.output= 2D pract.output= 51 
exp.output= 2E pract.output= 52 
exp.output= 2F pract.output= 53 
exp.output= 30 pract.output= 54 
exp.output= 31 pract.output= 55 
exp.output= 32 pract.output= 56 
exp.output= 33 pract.output= 57 
exp.output= 04 pract.output= 28 
･ｸｰＮｯｵｴｰｵｴｾ＠ 35 pract.output= 59 
exp.output= 36 pract.output= SA 
exp.output= 3F pract.output= 63 
exp.output= 10 pract.output= 34 
exp.output= 9D pract.output= 9C 
exp.output= 9E pract.output= 9D 
exp.output= 9F ·pract.output= 9E 
exp.output= AO pract.output= 9F 
exp.output= A 7 pract.output= A6 
exp.output= 78 pract.output= A 7 
exp.output= A9 pract.output= A8 
exp.output= AA pract.output= A9 
exp.output= B3 pract.output= B2 
exp.output= 84 pract.output= B3 
exp.output= B5 pract.output= B4 
exp.output= B6 pract.output= B5 
exp.output= B7 pract.output= B6 
exp.output= B8 pract.output= B7 
exp.output= BF pract.output= BE 
exp.output= 90 pract.output= BF 
Fig. 7.30: An example of the error listing from testing the switch (dynamic mode) 
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the data source, if the data sink has skipped for 36 locations, the different between the 
expected switched data and the data stored in the data sink memory will be 36. This is exactly 
what can be found in Fig.7.30. Referring to the state diagram of the data sink controller in 
Fig.7.10, if the controller mis-detects the STOP signal in the state 'g', it will jump back to state 
'a' via states 'h' to 'p'. In state 'a', it will go back to state 'd' and resume the correct operation 
only after the arrival of three ISRF pulses. This means that the controller has missed the 
writting of 36 bytes of data into its memory. Hence, it must be noise on the STOP line which 
interrupts the correct sequences of operation of the data sink controller. These errors are not 
caused by any bugs inside the baseband switch itself. Also, the content of the data memory has 
been copied to the data sink memory and it was confirmed that correct data was written into 
the data memory. 
Hence, if better wiring technology is utilised, the chances of having of above problem are 
reduced significantly and the bit error rate of this switching should be much lower than the 
above figure and should tend to zero. 
7.4 Scheduling software 
7.4.1 Introduction 
To complete the development of the baseband switch, a scheduler was also developed. It 
is a piece of software run by the computer in the master control station (MCS). Its main task is 
to generate the time slot assignment table (TSAT) for the on-board baseband switch according 
to all the requests received by the MCS. 
The scheduler for the on-board switch of the SS-TDMA satellite system has been 
discussed by many researchers. However, the many differences between the proposed on-board 
baseband switch and the on-board switch of the SS-TDMA system have led to the 
requirements of developing another scheduler for the proposed switch. For the SS-TDMA 
system. the problem of generating the TSAT can be tackled by dividing it into three sub-
problems. Firstly, a beam-to-beam traffic matrix is ohtained from the earth station-to-earth 
station traffic matrix. With this beam-to-beam traffic matrix, the switching mode allocation 
table which specifies both the succession and duration of each switch state, is then derived. 
Let D = [diJ] be the N x N beam-to-beam traffic matrix. The problem is to decompose D into 
several mode matrices: D1• D2•••• om. so that 
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A mode matrix is the one in which no row and no column contains more than one element 
differing from zero. The length or transmission time (T) of a schedule is defined as the 
summation of the largest entry in each of the mode matrix. i.e. 
m 
T = L ｍａｘｩｪ＼ｩｩｾｫＩ＠
k=l 
Ideally. the matrix D should be decomposed in such a way that the number of mode matrices is 
minimised and the length of the schedule is kept to its minimum. However. this is a very 
complex mathematical combinatorial optimisation problem. This problem has now been studied 
by many researchers and many algorithms are proposed to obtain sub-optimal solutions to 
this problem [270-276]. 
The switching mode allocation table has already provided the necessary information to 
control the switching sequences of the on-board switch of the SS-TDMA system. However. the 
scheduler still needs to generate the TSAT which informs all the earth stations when they can 
transmit their traffic. For many SS-TDMA systems. the switching sequence is not reconfigured 
very often until the traffic distribution amongst the beams has changed a lot and cannot be 
handled by the current switching sequences. Depending on the individual design. the TSAT can 
be reconfigured more often to suit the slight changes in the traffic demands amongst the earth 
stations. 
The proposed baseband switch is switched at time slot basis which implies that it is not 
necessary to determine the switching sequences of the switch. The TSAT can be derived 
directly from the beam to beam traffic matrix and the allocation will no longer be restricted by 
the switching sequences. Also. the inclusion of the on-board time switch can reduce the 
switching constraints. Hence. the scheduling process should be simplier than that of the SS-
TDMA system and this is one of the advantage of the proposed baseband switch. 
7.4.2 Scheduling protocols 
The proposed business satellite system is prepared to serve many small users whose 
transmission may be in the form of packet switching or circuit switching. As mentioned in 
chapter 3. demand assignment technique is utilised to deal with the traffic demands of the 
many earth stations. When a station has some traffic to send to other station. it asks for time 
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slots assignment by sending a request to the master control station. The request will specify 
the types of switching and the origin and destination address. The addition information for 
packet switching is the number of time slots required. 
Those requests received successfully by the MCS will be processed by the scheduler. 
According to the allocation algorithm, time slots will be assigned to each request. The MCS will 
inform the earth stations about the assignment and it will take effect in the next superframe. 
When a user has requested for channel assignment for circuit switching. a time slot is 
assigned to this user in every frame. Hence. the user needs to inform the MCS via one of the 
request channels whenever the circuit is ended. For packet switching, the exact number of time 
slots required by the user is granted by the MCS. 
7.4.3 Allocation algorithm 
The heart of a scheduler is to implement the allocation algorithm which should be as 
simple as possible in order to reduce the processing time. On the other hand, it should allocate 
the limited resources to the many users in a fair way. The number of time slots requested by a 
user in one request is limited to certain number so that he will not occupy a large portion of a 
frame. The requests are first-come first-served and this will be quite fair as random access 
technique is utilised by the request channels. 
For any successful request. it can be scheduled in the frame being considered if it satisfies 
the two scheduling constraints. The constraints are: 
i) When adding the new request into the beam-to-beam traffic matrix, the sum of each 
column will not be greater than the number of time slots per frame. 
ii) Also, the sum of each row will not be greater than the number of time slots per frame. 
Those requests satisfying these constraints are guaranteed to have time slots assigned to them 
in both uplink and downlink. Those requests which cannot satisfy the above constraints will 
be put in the pending request queue. This queue is processed first when a new frame is being 
scheduled. Even the pending request queue has limited size. when the queue is full, the coming 
requests will be discarded. If a station cannot receive its assignment after certain time, it is 
required to transmit its request again. 
For circuit switching, the circuit is 2-way and hence it is necessary to ensure that both 
ways satisfy the scheduling constraints. Otherwise. it is put into the pending request queue 
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awaiting for the scheduling of the next frame. Sometimes. there are not enough time slots to 
transmit a packet wholly in one frame. It can then be transmitted partly in the frame being 
scheduled and put the remaining part in the pending request queue. 
One main characteristic of the proposed baseband switch is to allow each station to 
transmit all its traffic in one burst in every frame so that the frame efficiency can be improved. 
However. this requires the scheduler to assign consecutive uplink time slots to each station and 
also to reconfigure the time slot allocation table every frame. Unlike the SS-TDMA system, this 
baseband switch having an on-board time switch allows the traffic to be delayed by at most 
one frame period and this offers some flexibility to the allocation algorithm. Now. the 
allocation of uplink time slots is not closely related to that of the downlink time slots. This 
should impose less restrictions on the allocation process and the two allocation processes can be 
considered separately. The uplink time slot allocation table is found first and according to this 
table. the downlink time slot allocation table is then generated. 
7.4.4 The software 
The software implementing the allocation algorithm for the POC model has been written. 
It is the program. ALLOC.C. included in Appendix 9. The software was initially prepared to 
be written in 68000 code but it was found that it was quite tedious to write such a program in 
assembly language. Hence. the C language to 68000 code cross-assembler available in the host 
computer was used. It could not be utilised immediately because it was written for other target 
machines with a proper operating system. The C run time starto:ff routine in the program. 
CRTS68.S. was then modified so that the cross-assembler could be used by the test computer. 
The minimum that needed to be modified was to set up a stack. initialise program data area and 
call the MAINO function of the C program. However. those routines in the C system interface 
library. such as PUTCHO. GETC() ... etc could not be utilised because they relied on the 
services provided by the operating system of the target machines. ｾｨ･＠ minimum system 
interface services were to read and write character from and to the terminal. These services 
were maintained by adding two functions. RCH() and WCH() in the program. CRTS68.S. They 
would call the routines INCH() and OUTCH() which were inside the monitor of the test 
computer to provide the primitive system interface services. With these minimum 
modifications. the cross-assembler was ready to be utilised in this software development. 
The data structure of this software can be reflected from the declaration part of the 
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program. It can be seen that array of structures are commonly utilised to represent the tables. 
There are two structures; SLOT and DSLOT. SLOT has eight fields and they are: 
UPLK specify which uplink beam 
TXST AT specify which transmitting station 
DNLK specify which downlink beam 
RXST AT specify which receiving station 
TYPE specify circuit or packet switching 
CCTSTATUS specify to establish or to end a circuit 
DETAIL specify the number of time slots required by a packet 
NEXT a pointer pointed to the next structure 
DSLOT has only three fields which are: 
WH_UPLK 
WH_UPTS 
IS_EMPTY 
specify which uplink beam 
specify which uplink time slot 
specify this slot is empty or not 
A SLOT will occupy 8 bytes of memory whilst a DSLOT requires 2 only. SLOT is mainly used 
by the uplink allocation table. UP ALLOC: pending request table. PREQTAB and the request 
table. REQTAB. whilst DSLOT is used by the downlink allocation table. DNALLOC. 
The data structure of the UP ALLOC table is shown in Fig. 7 .31. It is mainly a 2-
dimensional. M x N. array of structures; with M = no. of beams (assuming 1 channel per 
beam) and N =no. of time slots per frame. In each row, pointers are used to link the structures 
together and different sequences of connections are possible depending on the linking. This 
provides a easier way of inserting or deleting a structure within a ro"'!". For example. if without 
these pointers. inserting a structure within a row means that it is necessary to vacate a 
structure first by shifting the content of the structures to the next one and then the new 
structure written into this vacated position. It can be seem that this is quite slow. With 
pointers. a new sequence of connection can be obtained by only changing the pointer field of a 
structure. Those pointers such as UPHDPTR. UPENDPTR and UPPTR are helped to 
manipulate this re-linking process. The data structure of the PREQTAB table is exactly the 
same as the UPALLOC table. However. the data structure of the DNALLOC table is purely a 
2-dimensional arrays of structures; there are no pointers to link any of the structures. It is 
because the structures in this table do not need to be inserted or deleted randomly. These 
pointers are avoided to be used because one pointer address will occupy four bytes. If the table 
is large. considerable amount of memory will be occupied. 
From the program listing. it can be found that the program consists of many subroutines. 
However. only a few of them really involve the implementation of the allocation algorithm: 
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they are INIT_PARA(). TIDY_ALLOC(). UP_ALLOC() and DN_ALLOC(). The rest of them 
are used to aid the testing. These main subroutines are described first and their flow charts are 
shown in Fig.7.32 to Fig.7.39. 
The subroutine. INIT_PARAO. will initialise the many variables and also establish the 
data structure of the tables. For example, the tables. UP ALLOC. PREQT AB and DNALLOC 
will be set up in the way mentioned in the above paragraph. For testing purpose. it is assumed 
that some requests are already available and are stored in the table. REQTAB which is also 
initialised in this subroutine. Another table. LKUP _TAB which needs to be initialised is a 
look-up table whose use will be described later. 
Every time before the scheduler starts the time slots assignment of a new frame, it needs 
to tidy up the UP ALLOC table and this is done by the subroutine. TIDY _ALLOC() whose flow 
chart is shown in Fig. 7 .33. Tidy up the table means to remove some of the entries in the 
previous frame. The scheduler will check each structure (i.e. each time slot) of the UP ALLOC 
table. If it is for packet switching. this structure will be deleted from the list. However, it is 
for circuit switching. the assignment is still valid for the coming frame and hence the 
structure is kept in the list. As mentioned before. each row of the UP ALLOC table is 
represented by a linked list. The above process can be done easily by re-linking the lists. 
Having tidied up the UP ALLOC table. the scheduler will run the subroutine. 
UP _ALLOC() to perform the uplink time slot assignment. Firstly. the scheduler will process 
those requests in the PREQTAB table by the subroutine. GET_PREQO and then process the 
new requests in the REQTAB table. It can be seen from the fiow charts in Fig.7.34 and Fig.7.35 
that the ways to process the pending requests and the new requests are similar: hence the 
description here will concentrate on the processing of the new requests. 
Having read in a request. the first thing is to check whether this request is to end an 
established circuit or not. If it is. the subroutine. ENDCCT() is called to perform the necessary 
jobs. The position of the assigned time slot of this circuit inside the UPALLOC table is located 
and then this time slot is deleted from the linked list. Since a circuit is a 2-way circuit. both 
forward and return path need to be considered. 
If this request is asking for time slot assignment. another subroutine. CKCONSTR() is 
called to check whether it satisfies the scheduling constraints or not. These constraints have 
been mentioned in the previous section. It is mainly to ensure that there are empty slots in 
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uphdptr[O] 
--+ UPLK UPLK 
upcndptr[O] 
--to UPLK 
TXSTAT TXSTAT lXSTAT 
upptr[O] DNLK DNLK D:'\lK 
RXSTAT RXSTAT RXSTAT 
1YfE 1Yffi u CCfSTATIJS CCTSTATIJS DETAIL DETAIL NEXT ｾ＠ N@(f TYPE CCfSTA11JS DETAIL NEAT 
_,. UPLK UPLK uphdptr[l] upendptr[l] --to UPLK 
/ TXSTAT TXSTAT DNLK DNLK upptr(l] 1XSTAT D:\tK 
RXSTAT RXSTAT RXSTAT 
1YfE 'IYPE u CCTSTATIJS CCTSTA1US DETAIL DETAIL NFXf 
-
NEXT 
TYPE 
CCISTA1US 
DETAIL 
NEXf 
uphdptr[maxbeam- 1] upendptr[maxbeam-1] 
ｾ＠ UPLK UPLK ___. UPLK 
u pptr [maxbeam-1 ] TXSTAT TXSTAT TXSTAT 
DNLK DNLK D.\11( 
RXSTAT RXSTAT RXSTAT 
TYPE TYPE u CCTSTATIJS CCTSTA1US DETAIL DETAIL NEXT r-- .. NEXT TYPE CCTSTA11JS DETAIL NEXT 
Fig. 7.31: Data structure of uplink allocation tab I e 
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initialise the variables and 
the ·tables by subroutine, 
'INIT_PARA()' 
tidy up the uplink allocation 
table by the subroutine, 
'TIDY _ALLOC()' 
perform the uplink time slot 
assignment by the subroutine, 
'UP _ALLOC()' 
perform the downlink time 
slot . assignment by the 
subroutine 'DN_ALLOC()' 
Fig.7.32: Flow chart of the scheduler 
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YES 
Fig.7.33: Flow chart of the subroutine 'TIDY _ALLOC()' 
YES 
- -- - ---- -- --- -----------------------------'""'! 
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process the pending requests 
first by the subroutine, 
'GET_PREQO' 
process the new requests 
YES 
run subroutine.'CKCONSTR()' 
to check if the request satisfies 
the scheduling constraints 
run subroutine,'ENDCCT()' to 
remove this circuit from the 1------, 
uplink alloc. table, UP ALLOC 
put it into the pending request 
>--i---itable by . the subroutine, 
'PUT_PREQQ' 
assign uplink time slots for 
ｾＭＭｾＭＭＭＭＮ＠ the both ways of the Circuit• 
by subroutine, 'ASS_CCTQ' 
put the unassigned portion 
'>--l...,._--tinto the pending request table 
assign uplink time slots to 
this packet by subroutine, 
'ASS_PACKQ' 
by subroutine,'PUT_PREQO' 
Fig. 7.34: Flow chart of subroutine, 'UP _ALLOC()' 
ＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭｾＭＭＭＭＭ ·--- -- - -
YES 
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start processing from the 
first row of the pending 
request table, PREQTAB 
run subroutine, 'CKCONSTR()', 
to check if the request satify 
the scheduling constraints 
NJ 
keep it in the pending 
request table, PREQT AB 
assign uplink time slots for 
NJ the both ways of the circuit 
""r_.,---1 by subroutine, 'ASS_ccro·. 
and remove the request fro m 
the PREQT AB table 
assign the available uplink 
ＧＺ＾ＭＭＭＱＭｾ＠ time slots to this packet by 
assign uplink time slots to 
this packet by subroutine, 
'ASS_PACK()' and remove 
the request from PREQT AB 
subroutine,'ASS_PACK()', 
and keep the unassigned 
portion in the PREQTAB table 
Fig.7.35: Aow chart of subroutine, 'GET_PREQ()' 
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QTART 
I 
for the forward path, find 
out which uplink beam 
and downlink beam 
I 
locate that circuit from 
that uplink list in the uplink 
allocation table, UPALLOC 
I 
delete the circuit from the 
uplink list and also update 
the traffic matrix counters 
I 
for the return path, find 
out which uplink beam and 
downlink beam 
I 
locate that circuit from 
that uplink list in the uplink 
allocation table, UP ALLOC 
I 
delete the circuit from the 
uplink list and also update 
the traffic matrix counters 
l 
B"'D 
Fig. 7.36: Flow chart of the subroutine, 'ENDCCT()' 
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START 
1 
find out whether it is 
a forward path or return 
path 
I 
find out which uplink beam 
and downlink beam 
I 
find out the first empty 
slot in that uplink list in 
the uplink allocation table 
I 
insert this request into 
this empty slot 
I 
rearrange this linked list 
such that traffic from the 
same station is grouped 
together 
I 
update the traffic matrix 
counters 
ｾ＠
J 
END 
Fig. 7.37: Flow chart of the subroutine, 'ASS_CCT()' 
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find out which uplink beam 
and downlink beam 
find out the first empty 
slot in that uplink list in 
the uplink allocation tab I e 
insert this request into 
this empty slot 
rearrange this linked list 
such that traffic from the 
same station is grouped 
together 
update the traffic matrix 
counters 
Fig. 7.38: Flow chart of the subroutine, 'ASS_PACK()' 
move to next beam N:> 
in the uplink 
allocation table 
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mark down those empty 
uplink lists in the uplink 
allocation table, UPALLOC 
firstly. consider the first slot 
in each uplink list in the 
uplink allocation table 
YES 
find out which downlink 
beam for that slot 
find out which slot in that 
downlink list in the downlink 
allocation table is free 
assign this downlink time 
slot for that request in 
the uplink time slot 
from the downlink allocation 
table. generate the time slot 
assignment ｴ｡ｾｬ･＠ by the 
subroutine. 'SET_ TSA TO' 
move to next slot 
of the first beam in 
the uplink allocation 
table 
Fig. 7.39: Flow chart of subroutine 'DN_ALLOC()' 
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both uplink and downlink. The number of time slots being assigned in each uplink and 
downlink is recorded in the array variables, UP _CTR[] and DN_CTR[]. For circuit switching. it 
is necessary to confirm that both forward and return path can satisfy the constraints. Also, 
this subroutine will return a number which indicates the maximum number of available time 
slots that can be assigned for the requested path. This number is not very useful for the 
assignment of a circuit because it always assigns one time slot in each path of the circuit. 
However. when packet switching is considered. it allows the scheduler to know how many 
time slots can be assigned to a packet in the frame being considered. 
If the request cannot satisfy the scheduling constraints. the subroutine, PUT _PREQ() is 
then run to put this request into the PREQT AB table. In this table, each row representing one 
beam is a linked list. A request cannot be put into this table if the list is full of pending 
requests. In this case. the request will be discarded. 
If the request can satisfy the scheduling constraints. the scheduler will proceed to assign 
uplink time slots to the request. If it is circuit switching. the job is done by the subroutine, 
ASS_CCT(). From the information given by the request, the uplink beam of the transmitting 
station is identified and then the corresponding linked list within the UP ALLOC table is also 
identified. Starting from the head of this linked list. the first structure which has not been 
assigned to any request is searched. When it is found, the information inside the request is 
transferred into this structure. It is because the proposed system suggests to transmit all the 
traffic from one station in one burst per frame. Hence, this linked list will be re-linked to put 
this newly added structure just behind those structures with the same origin address. If this 
new structure is the only one with this origin address in this list. the linked list is not 
necessary to be re-linked. This subroutine. ASS_CCT() is called twice because both forward 
and return paths are required to be assigned an uplink time slot. 
A request for packet switching will specify the number of required time slots. As 
mentioned before, the subroutine. CKCONSTR() will return a number indicating the number of 
available time slots for that path. The scheduler can check whether all the requested time slots 
can be assigned in one frame. If not. the unassigned portion will be put into the PREQTAB 
table. The time slot assignment for packet switching is done by the subroutine. ASS_PACK() 
which works in the similar way as the subroutine, ASS_CCT(). The main difference is that the 
assignment can now involve more than one time slot. This. however. will not complicate the 
matter very much because it is only necessary to assign consecutive time slots to the request. 
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Having processed one request. the scheduler will read in another request from the 
REQTAB table. The above steps will be repeated to try to assign uplink time slots to each 
request. This subroutine. UP_ALLOC() will be existed if all the requests in the REQTAB table 
have been processed. 
Referring to the flow chart in Fig.7.32. the next task of the scheduler is to generate the 
DNALLOC table based on the UPALLOC table. The task is carried out by the subroutine. 
DN_ALLOC() whose flow chart is shown in Fig.7.39. The way of assigning downlink time slot 
is illustrated in the example shown in Fig.7.40. The UPALLOC table is processed ·column by 
column; starting from the first structure in the first linked list. From the information stored in 
the uplink structure. the destination downlink beam can be found. The array variable, 
DN_COL[] will keep an updated record of the position of the first currently available time 
slot in each downlink beam. Hence. once the downlink beam. say n. is identified, the downlink 
time slot is assigned to that position specified by the array variable. DN_COL[n]. The 
structure corresponding to this time slot in the DNALLOC table is then updated. For example. 
the field. WH_UPLK stores which uplink beam. the field. WH_UPTS stores which uplink time 
slot and the field. IS_EMPTY is marked 'NO' to indicate that this slot is assigned. Also, the 
array variable. DN_COL[] needs to be updated as well. In this way. all the requests appeared 
in the UP ALLOC table will be assigned a downlink time slot. 
Both the UPALLOC and DNALLOC tables cannot be utilised directly to control the 
baseband switch. The switching table required by the switch is a time slot assignment table 
(TSAT) which can be derived from the DNALLOC table. This derivation is done by the 
subroutine. SET_TSAT() and is quite straightforward. 
where n 
p 
q 
j 
n=ixpxq+j 
a figure required by the TSAT to represent a particular 
uplink time slot which is switched to the do.wnlink in this 
downlink time slot 
which uplink time slot 
total number of beam (assuming 1 channel per beam) 
total number of bytes required to store 1 time slot in the 
data memory of the switch 
which uplink beam 
It can be seen that the value of i and j is stored in each structure of the DNALLOC table. 
Using the above equation. a TSAT table corresponding to a DNALLOC table can be derived 
3 
uplink 2 
beam 3 
4 
1 
1 
downlink 
2 
beam 
1 3 
4 
- -- - - ------- - -------------------------------: 
time slot 
2 3 4 
3 
3 
2 3 4 
2 4 
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5 
3 
3 
uplink allocation table, the number 
...___ inside the table indicates the 
destination downlink beam 
downlink allocation table, the number 
inside the table indicates the 
original uplink beam 
time slot 
5 1 2 3 4 5 
3 4 
Fig. 7.40: An example showing the downlink time slots assignment 
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easily. In this subroutine, the derivation is not done by calculating the above equation every 
time. Instead. a look-up table method is utilised which should be quicker. This look-up table 
is stored in the array. LKUP _TAB[][]. For example. the value of n is obtained by referring to 
the data stored in the LKUP_TAB[i][j]. 
The above description is mainly about the scheduler. In the program. ALLOC.C. there are 
some other subroutines which aid the testing of this scheduler. When this program is run. a 
menu will be displayed on the terminal and there are many functions which can be chosen. The 
subroutines such as TIDY_ALLOC(). UP_ALLOC(). DN_ALLOC() and INIT_PARA() can be 
chosen to be run individually. It is also possible to print out the content of those tables 
including REQTAB. UPALLOC. DNALLOC. PREQTAB. TSAT and LKUP_TAB. One option 
enables the user to enter the requests and another one is to change those parameters such as 
maximum number of beams (maxbeam). maximum number of time slots per frame (maxslot) 
... etc. The second one is very useful because the user can choose a smaller number for those 
parameters when debugging the scheduler. 
Having debugged the scheduler. the user can incorporate the scheduler with the switching 
operation. One choice in the menu is ·sTART SWITCHING'. When this is chosen. an assembly 
subroutine. S_TESTO. is called which is included in another program named. SW.S. This 
subroutine is very similar to the subroutine ST_TEST in the program SW _TST.S mentioned in 
the previous section 7.3.6. The only difference is that this subroutine S_TEST() will call the 
scheduler to generate the TSAT table based on the requests stored in the test computer. The 
switching operation is then carried out in the same way. 
For all the previous testing. the data stored in the data source are just some random data. 
In this program. ALLOC.C. there is a subroutine. SETSRC() which can put some text into the 
data source. This text is like this: 
UPLINK 0 TIME SLOT 0 TESTING 0123456789 UPLINK 0 TIME SLOT 0 .... 
After the switching operation. a subroutine. PR_SINK() can be called to print out the content 
stored in each of the downlink. If the above testing text is used. it is possible to know the 
origin of those messages stored in each downlink time slot because it is specified in the text. 
7.4.5 Test results 
The aim of the testing was to demonstrate that the scheduler could generate the TSAT 
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table according to some given requests and this TSAT table could be utilised by the baseband 
switch to route the data correctly. The switching performance of the baseband switch has been 
confirmed in the previous testing (section 7 .3. 7). It was then necessary to verify the 
performance of the scheduler first before the above aim could be achieved. 
As mentioned in the previous sections, there are some subroutines inside the program 
ALLOC.C which aid the debugging of the scheduler. With these facilities. all the bugs inside 
the scheduler were found and fixed and the scheduler was found to be working properly. An 
example of the test results is illustrated in Fig.7.41. In this example, to ease the checking. some 
parameters were changed to a smaller value so that the size of the tables were smaller. The 
changes were: 
MAXBEAM = 3; MAXSLOT = 5 
Firstly, some requests were input into the REQTAB table (Fig.7.41a). There are seven 
columns in this table: the first two and the next two are the origin and destination address 
respectively. The column marked "TYPE" specifies the type of transmission: "1' for circuit 
switching, and ·o· for packet switching. The CCTSTATUS column specifies the status of a 
circuit: '1' to establish a circuit and ·o· to end a circuit. The last column specifies the number of 
requested time slots for a packet. 
With the six requests shown in Fig.7.41a. the subroutine, UP-ALLOC() was run to 
perform the task of uplink time slot assignment. The result of this subroutine could be 
checked by listing the UPALLOC table (Fig.7.41b). The first request. RO, was for circuit 
switching and hence uplink time slot was assigned in both forward and return paths. In the 
forward path, it was the first slot in uplink LO and it was the first slot in uplink L2 for the 
return path. It can be seen that three consecutive time slots in uplink L1 were assigned to the 
request. Rl. Similar thing was happened to the request. R2. At this stage, there was only one 
uplink time slot left in the uplink LO. When the request, R3 was processed, it requested four 
time slots for a packet from uplink LO to downlink Dl. Hence. only one time slot could be 
assigned to this request and the remaining part of the request was put into the PREQTAB table. 
From the listing of the PREQTAB (Fig.7.41c). it can be seen that this was done correctly. Also. 
it was the second uplink time slot being assigned to this request and this could show that 
consecutive time slots were assigned to those traffic originating from the same earth station. 
Request, R4 was to establish a 2-way circuit from uplink 1 to downlink DO. Although there 
- - ----- --- -- -----------------------------: 
NO: UPLK TXST AT 
RO: 0 
Rl: 1 
R2: 0 2 
R3: 0 1 
R<f: 1 2 
RS: 2 
- 391 -
DNLK RXSTAT TYPE CCTSTATUS 
2 1 1 
2 2 0 0 
1 1 0 0 
0 0 
0 1 
0 0 
DETAIL 
0 
3 
3 
4 
0 
a) REQTAB table with six requests 
LO 
LO 
LO 
LO 
LO 
Ll 
Ll 
Ll 
L2 
L2 
UPLK TXSTAT 
0 1 
0 1 
0 2 
0 2 
0 2 
1 
1 
2 
DNLK RXSTAT TYPE CCTSTATUS DETAIL 
2 1 1 1 0 
2 0 0 1 
1 0 0 3 
1 0 0 3 
1 0 0 3 
2 2 0 0 3 
2 
2 
0 
1 
2 
2 
1 
1 
0 
0 
0 
0 
0 
1 
0 
3 
3 
0 
1 
b) UPALLOC table after processing the requests in 'a' by UP _ALLOC() 
UPLK TXSTAT DNLK RXSTAT TYPE CCTSTATUS DETAIL 
LO 0 1 2 0 0 3 
Ll 1 2 0 1 1 1 0 
L2 2 1 0 0 
c) PREQTAB table after processing the requests in 'a' by UP _ALLOCO 
DO 
DO 
D1 
Dl 
D2 
D2 
W_L W_T 
E E 
W_L 
2 
W_T 
0 
W_L 
E 
w_T 
E 
W_L 
E 
W_T 
E 
W_L 
E 
W_T 
E 
E E 
E 
0 
0 
E 
E 
4 
0 
E 
E 
0 
E 
1 
E 
E 
E 
0 
E 
E 
2 
E 
1 
E 
E 
E 
1 
E 
E E E E 
0 2 0 3 
E E E E 
1 2 E E 
E E E E 
d) DNALLOC table after processing the UPALLOC in 'b' by DN_ALLOC() 
UPLK TXSTAT DNLK RXSTAT 
LO 0 1 2 1 
TYPE CCTSTATUS 
1 1 
DETAIL 
0 
L2 2 1 0 1 1 0 
e) UPALLOC table after processing the UPALLOC in 'b' by TIDY_ALLOC() 
NO: UPLK TXSTAT DNLK RXSTAT TYPE CCISTATUS DETAIL 
RO: 0 1 2 1 0 0 
R1: 0 2 2 1 0 0 3 
R2: 2 0 1 1 0 
R3: 2 0 0 2 
f) REQTAB table with another four requests 
UPLK TXSTAT DNLK RXSTAT TYPE CCTSTATUS DETAIL 
LO 0 1 2 0 0 3 
LO 0 2 0 0 3 
LO 0 2 0 0 3 
LO 0 2 1 1 0 
LO 0 2 2 1 0 0 1 
Ll 1 2 0 1 1 0 
Ll 2 0 0 2 
Ll 2 0 0 2 
L2 2 0 0 
g) UPALLOC table after processing the PREQTAB in 'c' and g REQTAB in 'f' by UP_ALLOC() 
UPLK TXSTAT DNLK RXSTAT TYPE CCTSTATUS DETAIL 
LO 0 2 2 0 0 2 
L2 2 1 0 1 0 
h) PREQTAB table after processing the PREQTAB in 'c' and g REQTAB in 'f' by UP _ALLOCO 
W_L W_T W_L W_T W_L 
DO E E 1 0 E 
DO E E E E E 
D1 0 4 0 0 2 
Dl 0 3 E E E 
DO E E 1 1 
DO E E E E E 
W_T W_L 
E E 
E E 
0 0 
E E 
2 E 
E E 
W_T W_L 
E E 
E E 
1 0 
E E 
E 0 
E E 
W_T 
E 
E 
2 
E 
4 
E 
i) DNALLOC table after processing the UPALLOC in 'g' by DN_ALLOC() 
DO 6SS3S 6SSJS 6SSJS 6SSJS 
D1 1500 0 2 375 7SO 
D2 6SSJS 376 7Sl 6SS3S 1500 
j) TSAT table after processing the DNALLOC in 'i' by SET_TSAT() 
Fig. 7.41: An example illustrating the operation of the scheduler 
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were empty time slots in uplink Ll, there was not any in the return path. uplink LO. Hence. 
this request was put into the PREQTAB table. Two time slots for a packet from uplink L2 to 
downlink D1 was requested in RS. From the table in Fig.7.41b and Fig.7.41c. it can be seen 
that only one time slot was assigned in the uplink L2 for this request and the other part of it 
was put into the PREQTAB table. This was because when the scheduling constraints were 
checked. it was found that there was only one empty time slot in the downlink D1. 
Having confirmed the correctness of the uplink time slot assignment. the subroutine. 
DN_ALLOCO. was run to check the downlink time slot assignment and its result was listed in 
the DNALLOC table (Fig.7.41d). The column marked. W_L shows the uplink whilst W_T 
shows the uplink time slot. The letter 'E' indicates that the downlink time slot is empty. Ten 
downlink time slots per frame were shown in this table because the traffic from the uplink 
could be delayed by at most one frame period in the baseband switch and the traffic could be 
sent to the downlink in the next frame. It can be seen that for every entry in the UPALLOC 
table. a corresponding downlink time slot was assigned in this DNALLOC table. 
The subroutine. TIDY_ALLOC() is used to remove those invalid entries in the UPALLOC 
table before a new frame is scheduled. As shown in Fig.7.41e. when this subroutine was run. 
all the entries for packet switching have been removed and only those for circuit switching 
were kept. 
Some other requests were put into the REQTAB (Fig.7.41f) before the subroutine. 
UP_ALLOC() was run to generate the UPALLOC table (Fig.7.41g). Since there were some 
requests in the PREQT AB table. they were processed first. It can be seen that uplink time slots 
were assigned to these pending requests. Afterward. the new requests in the REQTAB table 
were processed. The request RO was to end an established circuit and hence the entries for this 
request in the UPALLOC table were deleted. All these requests were processed in the similar 
way mentioned in the above paragraphs and the uplink time slot assignment shown in table 
(Fig.7.41g) could be self-explained. Those requests which did not satisfy the scheduling 
constraints were put into the PREQTAB table (Fig.7.41h). Similarly. a DNALLOC table 
(Fig.7.41i) was generated when the subroutine. DN_ALLOC() was called. Based on this 
DNALLOC table. the TSAT table (Fig.7.41j) was generated by the subroutine. SET_TSATO. 
The entry. 65535 in this table is just a dummy figure because this downlink time slot is empty. 
The above results have showed that the software was working properly and all the 
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possible cases have been checked. One more test being done was to use the generated TSAT 
table to drive the baseband switch. The same requests in the Fig.7.41a was used to perform the 
test. Those parameters like MAXBEAM & MAXSLOT were changed back to their nominal 
values and hence a difference UPALLOC and DNALLOC tables should be expected. With these 
given requests. the scheduler was called to generate the TSAT table which was utilised to 
control the routing of the POC model. Some testing text was loaded into the data source and 
after one frame of switching operation the content in the data sink was printed out by the 
subroutine. PR_SINKO. For example. Fig.7 .42 was the printout for the downlink beam D1 and 
it showed that the requests R2. R3 and R5 (in Fig.7.41a) which had traffic destined to this 
downlink beam had been carried out correctly. Similar trials were done with different set of 
requests and correct routing of traffic was demonstrated in every trial. 
7.4.6 Discussion 
Software which implements the allocation algorithm for the POC model has been 
developed. It has demonstrated that messages from the uplinks could be correctly routed to the 
downlinks according to requests stored in the test computer. As in the previous test (section 
7.3.7). in order to perform the checking. the switching operation needs to be frozen after one 
frame of operation. Also. the test computer is not be fast enough to execute the scheduler to 
generate the TSAT table within one frame period. 
In this allocation algorithm. the whole frame is reconfigured in every frame of operation 
in order to group traffic from one station together. For a full-scale system. there are many 
stations and channels and a very high-speed processor is required to execute the scheduler. If it 
is not possible. a compromise solution is not to reconfigure the whole frame. A frame can be 
divided into two parts. One part is used to serve the large stations and time slots are assigned 
to them for a longer period. The other part will serve those small stations which occasionally 
request time slots assignment. This means that one part of a frame is switched dynamically 
and the other part is rather static. This solution is quite practical because those large stations 
will require to send large amount of traffic to certain stations in certain time of a day and 
hence a fixed assignment can be established during this period. 
Also. in this scheduler. the traffic to a station in the downlink has not been grouped 
together in order to save processing time. It is assumed that the receiver in the earth station 
monitors the TDM downlink continuously. Hence. it can decode the control header of each time 
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Dl Sl UPLINK 0 TIME SLOT 1 TESTING 0123456789 UPLINK 0 TIME SLOT 1 
TESTING 0123456789 UPLINK 0 TIME SLOT 1 TESTING 0123456789 
Dl S2 UPLINK 2 TIME SLOT 1 TESTING 0123456789 UPLINK 2 TIME SLOT 1 
TESTING 0123456789 UPLINK 2 TIME SLOT 1 TESTING 0123456789 
Dl S3 UPLINK 0 TIME SLOT 2 TESTING 0123456789 UPLINK 0 TIME SLOT 2 
TESTING 0123456789 UPLINK 0 TIME SLOT 2 TESTING 0123456789 
01 S4 UPLINK 2 TIME SLOT 2 TESTING 0123456789 UPLINK 2 TIME SLOT 2 
TESTING 0123456789 UPLINK 2 TIME SLOT 2 TESTING 0123456789 
01 S5 UPLINK 0 TIME SLOT 3 TESTING 0123456789 UPLINK 0 TIME SLOT 3 
TESTING 0123456789 UPLINK 0 TIME SLOT 3 TESTING 0123456789 
D1 S6 UPLINK 0 TIME SLOT 4 TESTING 0123456789 UPLINK 0 TIME SLOT 4 
TESTING 0123456789 UPLINK 0 TIME SLOT 4 TESTING 0123456789 
01 S7 UPLINK 0 TIME SLOT 5 TESTING 0123456789 UPLINK 0 TIME SLOT 5 
TESTING 0123456789 UPLINK 0 TIME SLOT 5 TESTING 0123456789 
D1 S8 UPLINK 0 TIME SLOT 6 TESTING 0123456789 UPLINK 0 TIME SLOT 6 
TESTING 0123456789 UPLINK 0 TIME SLOT 6 TESTING 0123456789 
Dl S9 UPLINK 0 TIME SLOT 7 TESTING 0123456789 UPLINK 0 TIME SLOT 7 
TESTING 0123456789 UPLINK 0 TIME SLOT 7 TESTING 0123456789 
Fig. 7.42 An example of the switching output 
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slot and decide which slot needs to be received. 
7.5 Conclusions 
A proof-of-concept model for the baseband switch has been built and tested. The 
feasibility of adopting memory switch architecture for the baseband switch has been 
demonstrated. This modelling work has undergone two phases. In the first phase, only the 
static switching mode was demonstrated and in the second phase it was modified to work in 
the dynamic mode. Although zero switching errors could not be demonstrated in the test, it has 
been confirmed that the errors were caused by the noisy lines. These could not be avoided 
completely in this POC model because the wiring technology was primitive. The main point is 
that the errors are not due to any design faults or problems hidden in the switching 
architecture. 
Memory switch architecture is definitely suitable for the on-board baseband switch in 
terms of the amount of hardware. It is a one-stage network and its control circuitry is 
relatively simplier. The whole circuit consists of many control lines and data lines. Hence, 
semi-custom technology must be utilised in the actual design to put as much as possible 
functions into one chip. This can reduce both the ｮｵｾ｢･ｲ＠ and the length of the external 
wirings. For example, even the use of the programmable array logic (PAL) devices for the 
switch controller in the second phase of the modelling work has simplified the debugging of 
this part: many timing and noise problems are avoided. 
If considering the memory protection against the soft errors. it is felt that the connection 
memory needs to have better protection scheme than the data memory. It is because any errors 
in the TSAT table will corrupt the whole time slot and only individual bits are affected if 
happened in the data memory. 
In the final part of this modelling work, the software required to implement the 
allocation algorithm has been developed. It is assumed that the scheduler can reconfigure the 
whole frame in every frame of operation. Unlike the allocation a1gorithm for the SS-TDMA 
system. the presence of on-board time stage in the proposed switch imposes fewer restrictions 
on the allocation algorithm. Also, being a one-stage network makes the time slot assignment 
task simplier. 
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CHAPTER 8 CONCLUSION 
Traditional satellites acting as transparent repeaters in the sky merely relay trunks of 
traffic between large earth stations serving as national gateways. These satellite systems have 
blossomed as an important means of international communications in the past two to three 
decades. However. the recent advances in terrestrial communications systems are threatening 
the continuous growth of these conventional satellite systems. In order to keep the satellite 
industry growing. a new generation of satellite systems must be evolved which should make 
better use of the inherent merits of satellites to provide a variety of services to a different type 
of users at a minimum cost. This new generation comprises the so called intelligent satellites 
as they incorporate multi-spot beams and regenerative on-board processing. The future satellite 
systems scenario is to use such high capacity and sophisticated satellites to serve directly the 
many mobile and fixed users equipped with small and cheap terminals. 
An European business satellite system has been proposed in this thesis and it is found 
that only the use of the intelligent satellite can meet the expected traffic growth in Europe by 
the year 2000. Operating in the 12/14 GHz band, this satellite system will use a 13-beam Euro-
pean coverage and possess on-board regenerative processing and switching operation. Three 
classes of ground station will be served via 64kbps LDR station; 2Mbps MDR station and 
8Mbps HDR station. In each beam. the 50MHz-bandwidth is divided into 2 HDR channels; 6 
MDR channels and 340 LDR channels. There is also a pool of switchable channels for each type 
of channels and hence the total system capacity is 493 Mbps. R-TDMA and SCPC/FDMA mul-
tiple access schemes are used in the uplink by the HDR and MDR stations and LDR stations 
respectively whilst continuous TDM signals are sent to all the stations in the downlink. The 
architecture of this advanced payload has been formulated and transmultiplexer and baseband 
switch are identified as the most important blocks which need further investigations. 
Accompanying this development. an extensive study on device technology has been con-
ducted to determine the present and near-future capability of both silicon and gallium arsenide 
technologies. The study mainly concentrated on gate arrays and memory devices and the main 
output is to establish the technology baseline (Table 4.26) which can be referenced by satellite 
engineers when designing payload for the 1990's. 
In silicon technology. CMOS has become and will continue to be a dominant technology 
in the semiconductor market. The current state-of-the-art is 1.25 p.m design rules and sub-1-
. . . . --···-- ＭＭ ＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭｾ＠
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p,m devices will become widespread in the early 1990·s. A variation of CMOS technology is to 
grow CMOS devices on an insulating substrate such as sapphire. CMOS/SOS devices having 
high immunity to latchup and high resistance to transient radiation and single event upsets are 
particularly suitable for space applications. However. its high fabrication process cost restricts 
its range of products to high performance devices. 
Only the ECL technology in the bipolar family will survive in this competitive semicon-
ductor market since its high speed performance cannot be reached by the CMOS technology in 
the near future. ECL technology has a well-known problems of being power hungry and hav-
ing a low chip complexity. hence it will only be utilised in the high-speed circuitry. Another 
emerging star in the silicon technology is the BiCMOS technology combining the merits of both 
CMOS and bipolar technology. It is anticipated that most high performance devices will be 
implemented by this technology in the next decade. 
Owing to its inherent high speed and high resistance to radiation damage. GaAs technol-
ogy has been developed very quickly in recent years. Commercial digital GaAs devices have 
been marketed for less than five years and today 4k-bit sub-5-ns SRAMs and 3k-gate arrays 
are available. The future of GaAs technology looks very promising due to the high demands of 
high speed devices in the computer and military industries. However. its use will only remain 
in the very high speed circuitry due to its limited range of products and high cost. 
One more criteria in choosing a suitable technology for space applications is the radiation 
hardness because semiconductor devices may fail parametrically or functionally under irradia-
tion. There are several types of radiation damage but total dose ionisation damage and single 
event upset are of particular importance in the space environment. The radiation spectrum of 
the several satellite orbits have been examined to estimate the radiation hardness requirements 
and the soft error rate of those components used on-board the satellite. Assuming an alumi-
num shield thickness of 2.5 mm and a lifetime of 10 years. the total dose hardness require-
ments are 0.5 MRads(Si) and 1 MRads(Si) whilst the bulk damage equivalent fiuence are 4 x 
1011 and 4 x 1013 n(1MeV)/cm2 for the geostationary and 12-hour elliptic orbit respectively. 
Components not reaching these hardness levels can be protected by thicker shielding but with 
the penalty of adding extra mass. 
The radiation hardness of bipolar. MOS and GaAs technologies has been described 
comprehensively in chapter 5 and their general radiation characteristics have been summarised 
.. ·· -- ·-------------------------------------------------------
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in Table 5.12. Bipolar devices generally have higher resistance to total dose ionisation and are 
suitable for space applications. However. some of the latest advanced bipolar process which has 
borrowed the MOS fabrication techniques to achieve higher chip complexity and higher perfor-
mance cannot maintain this high total dose level. Unless hardened techniques are employed. 
their total dose hardness is less than lOOkRads(Si). 
Conventional MOS devices are definitely not suitable for space applications as they fail at 
very low dose levels. below lOkRads(Si). It is interesting to see that the advanced CMOS pro-
cess adopting finer feature size and thin gate oxide has increased the total dose hardness level to 
about 70kRads(Si). They can then be used in those missions with short lifetimes or with thick 
shielding. The total dose failure mechanism of MOS devices have been studied by many 
researchers and are now well-understood. These study results have enabled the manufacturers 
to develop radiation hardened CMOS process reaching the lMRads(Si) total dose hardness 
level. Generally. radiation hardened devices are several years behind commercial products. It is 
thus wise to assume that the capability of the radiation hardened devices in the early 1990·s 
will be similar to the state-of-the-art of present commercial products. 
Of all the technologies. the most suitable one for space applications are the CMOS/SOS 
and GaAs technology. However. exclusive use of these two technologies to build the satellite 
payload is not practical due to their higher cost and limited range of products. The use of other 
less hard technologies is inevitable. In the past, bipolar technology is commonly utilised but the 
availability of harder CMOS devices will gradually change this scene. Radiation damage is una-
voidable in the space environment and besides the use of aluminum shielding. engineers should 
take into account of the performance degradation of each device caused by the radiation. Other-
wise. a system may fail even before individual devices fail functionally. 
Since memory devices will be commonly used in the advanced payload. the SEU on 
memory devices has been further investigated. The way to predict the soft error rate has been 
discussed and a rough estimation method is suggested. CMOS/SOS devices are the least prone to 
SEU due to its smaller charge collection volume. For the other technologies. the error rate of 
CMOS devices is an order of magnitude lower than the NMOS and bipolar devices. Test result 
indicates that the error rate of GaAs devices is comparable to the silicon versions. The 
occurrence of soft errors cannot be avoided completely and error detection and correction 
schemes must be employed to protect the memory devices. However. the soft errors occurring 
in the microprocessor can cause more severe problems. Effective techniques to detect and correct 
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these errors are not well-established and some possible techniques are discussed at the end of 
chapter 5. 
A major part of this thesis is to report on the development of the on-board baseband 
switch required by the proposed business satellite. The baseline definitions of the switch are 
that: 
(1) it switches 98 x 8 Mbps TDM channels. i.e. with a throughput of 784 Mbps. 
(2) before entering the switch. all the data blocks inside the uplink channels are synchron-
ised. 
(3) it is switched at a basis unit of one data block whose size is 1280 + x bits; where x is the 
size of the control header. 
(4) bit rate conversion is inherent in the switch design. 
(5) the internal blocking probability of the switch is zero. 
(6) the switching patterns can be rearranged in every frame. 
(7) the switch can easily be interfaced to other blocks of the payloads. 
The current SS-TDMA system have the space switch on-board the satellite and the time 
switch on the ground. The proposed baseband switch has adopted a more advanced concept in 
which both space and time switches are placed on-board the satellite to realise the novel idea 
of having a 'complete switchboard in the sky'. The advantages of having this type of switch-
ing units are: 
(1) to have higher frame efficiency. 
(2) to improve the time-plan efficiency. 
(3) to improve the delay/throughput performance. 
(4) to implement on-board bit-rate conversion easily. 
(5) to facilitate the use of demand assignment techniques 
(6) to have cheap and small earth terminals. 
Several possible architectures for the proposed switch have been considered and a detailed 
comparison between the two most promising switching architectures is made. They are the 
time-space-time switch (Fig.6.11) and the memory switch (Fig.6.15). A summary of the com-
parison based on these criteria: mass and power requirements, reliability. system layout, block-
ing probability. expansion capability. control system and delay, is included in Table 6.14. In 
brief. memory switch is a one-stage network requiring less components and less control circui-
try. Being a multi-stage network. T-S-T switch is easier to expand but requires more hardware. 
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Both designs are modular so that redundancy can easily be added to achieve the same degree of 
reliability. 
It has been estimated that the proposed switch using the memory switch architecture can 
be implemented by the current standard components and thus by the space-qualified versions 
in the 1990's. With the other merits of the memory switch, it has been chosen to implement 
the proposed baseband switch. Subsequently, a proof-of-concept (POC) baseband switch model 
has been designed. built and tested. 
The development work described fully in chapter 7 aimed at proving the feasibility of 
implementing the proposed baseband switch using the memory switch architecture and estab-
lishing a test plan for the switch. A 1/64 scale of the full scale version was chosen as it could 
demonstrate the switching operation and be built by the current off-the-shelf components. The 
main blocks of the POC model are shown in Fig. 7 .·1. Besides designing the baseband switch. test 
gear such as data source and data sink were also designed. To aid the testing, a commercial 
68000 computer card was utilised. The development work went through two stages. In the first 
stage. static switching operation was demonstrated; the design was modified to demonstrate the 
dynamic switching operation in the second stage. 
Having debugged and tested. the POC baseband switch model was found to operate suc-
cessfully. The twelve 2Mbps TDM channels entering the switch could be switched to the 
correct outputs according to the switching plan. Since the test computer was not fast enough 
to carry out error checking whilst the switch was operating continuously. the switching opera-
tion was frozen at the end of each frame to allow the test computer to check for switching 
errors. These steps should not affect the confidence of the testing as the status of the switch is 
ensured to remain unchanged during freezing. The design was proved to be correct and the 
most important point was to demonstrate that the switching patterns could be reconfigured in 
every frame without causing any switching errors. Although the average switching errors was 
found to be 7. 77x1o-s. it has been confirmed that it was caused by noisy control lines which 
could not be eliminated completely in this model due to the primitive wiring technology. 
Experience gained from this modelling work indicates that memory switch architecture is 
suitable for the proposed baseband switch as its structure is straightforward and the control 
circuitry is simplier. The correct operation of the switch is heavily dependent on the correct 
timings of the numerous control signals. Great care must be taken when considering the gate 
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delays. For this high speed digital design. the timing margins are often very narrow and all 
these critical paths must be designed carefully. For instance. the worst delay figures instead of 
typical one are used to estimate the gate delays. Especially in the space environment. radiation 
often degrades the speed performances of the semiconductor devices even though they can 
function properly. Engineers should take into account these degradations in their design. When 
implementing the design. semi-custom devices such as gate arrays are the best choice. They not 
only reduce the chip-count and thus the mass of the payload. but also reduce both the number 
of length of the external wirings. Crosstalk interference amongst the control lines is then 
minimised and the reliability of the system should be increased. 
The scheduler which is a piece of software required to implement the allocation algo-
rithm. has also been developed. Its main function is to generate the time slot assignment table 
(TSAT) according to the requests from all stations. Unlike the SS/TDMA system. the existence 
of an on-board time switch has reduced many scheduling constraints and simplified the alloca-
tion algorithms. These algorithms must be simple if the master control station (MCS) needs to 
schedule and reconfigure every frame. Both packet and circuit switchings are considered in this 
scheduler and unassigned requests are queued in the on-board buffer unless it is full. One main _ 
issue in designing this ｳｾｨ･､ｵｬ･ｲ＠ is to group all the traffic from one station into one burst. 
Although this has complicated the allocation algorithms. the frame efficiency is increased. The 
scheduler developed has been tested together with the POC baseband switch model and the test 
results indicate that uplink messages could be routed to the correct downlinks according to the 
requests stored in the test computer. 
Conclusively. the POC modelling work is very successful as the original aim has been 
achieved. The memory switch architecture is definitely better than multi-stage network such as 
T-S-T switch in terms of circuit complexity. Another main issue which has not been considered 
in this development work is fault tolerance. Preliminary studies indicate that T-S-T switch is 
more effective _in the use of redundancy but the simplicity of memory switch allow it to have 
more redundant units. Hence. further investigation on this issue needs to be carried out. 
Having completed the POC modelling work of individual sub-systems. the next possible 
step in the development of the proposed satellite systems is to construct a prototype demons-
trator which mainly connects the essential sub-systems together to demonstrate the operation 
of the advanced payload. It should operate at full rate but with a reduced channel capacity so 
that it is directly related to a flight implementation and provide a test bed for further system 
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testing. Even though semi-custom technology may not be used in this demonstrator. the design 
should be split into modules which are readily implemented by semi-custom approach. 
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APPENDIX 1 PUBLISHED PAPER 
Baseband svvitches and transmultiplexers 
for use in an on-board processing 
mobile/business satellite system 
Prof. B.G. Evans, F.P. Coakley, M.H.M. El-Amin, S.C. lu and C.W. Wong 
fnde:<ing terms: Satellite links and space communication, Switches and switching theory, Signal processing 
Abstract: The paper reviews the traffic requirements for two specific services which will benefit by the use of 
on-board processing: (i) business satellites for European coverage and (ii) land mobile satellites for Europe. 
Although the traffic requirements are very different for the two services, the proposed architectures are similar in 
comprising a mixture of baseband switches and transmultiplexers. The paper reviews various architectures for 
both components, and estimates the chip count and power requirements for the various architectures. 
Introduction 
Satellite communications are at the crossroads between 
well established international markets and new small-
station/mobile applications. The conventional and well 
established concept of the large international gateway 
earth-station feeding back into a national telecommunica-
tions network has been driven by the requirement to trans-
mit large blocks of multiplexed speech and broadcast 
video channels. Our new markets are: 
(i) small fixed-station business systems 
(ii) mobile - land/maritime/aeronauticaL 
These require transmission of smaller-capacity traffic 
which mixes speech, data and video, to much smaller and 
cheaper earth terminals. Such terminals will occur in very 
large numbers in both of the systems mentioned above, 
necessitating new access schemes [1]. 
To meet the joint requirements of mixed services and 
large numbers of small cheap terminals together with low 
traffic, we are forced to look at new types of satellite. Con-
ventional transparent satellites (Fig. 1) using established 
Fig. 1 The 'dumb' satellite concept 
FDMA and TDMA access schemes will not lead to the 
reductions in earth-terminal cost and space-segment tariffs 
required. Possible technology scenarios for advanced satel-
lites are: 
(a) Frequency and spatial reuse 
(b) Regenerative transponders 
(c) Multi-spot-beam coverage antennas 
(d) On-board processing 
(e) Use of 20/30 GHz bands. 
Of these (a) and (b) alone will not provide the necessary 
Paper 4640F (E9, EIO), received 1st Aprill986 
The authors are with the Department of Electrical & Electronic Engineering, Uni-
versity of Surrey, Guildford, Surrey GU2 SXH. United Kingdom 
This paper was presented at the 7th International Conference on Digital Satellite 
Communications (ICDSC-7). Munich, Fed. Rep. of Germany, in May 1986. and is 
republished here by kind pc:m1ission of the conference administrators 
356 
increases in capacity required and may yield more expen-
sive earth stations. The use of 20/30 GHz bands can 
provide the extra capacity, but brings with it the problems 
of excessive propagation fades and expensive new 
millimetre-wave equipment. Our contention is that the sol-
ution for both of the new market areas lies in the use of {b), 
(c) and (d) together. Both systems suffer from severe con-
straints on allocated bandwidth, and thus frequency reuse, 
especially in the spatial sense, between the spot beams may 
prove necessary. It should be noted, however, that the dis-
tribution of traffic will not perhaps yield as large a fre-
quency reuse factor as might be expected [2]. 
Hence we propose a satellite with multi-spot-beam 
coverage and a channel-to-beam routing facility to enable 
connectivity between beams. This may be accomplished by 
switching at: 
(i) RF 
(ii) IF 
(iii) baseband. 
The first two have been proposed for satellite-switched 
TDMA (SS-TDMA) schemes and are being introduced 
into lntelsat Vl. They have the disadvantage of not being 
able to cope with mixed bit rate sources and do not 
provide flexible routing. We thus propose a baseband 
switch which enables the advantages of regenerative trans-
ponders to be incorporated. Such a system is being devel-
oped for ltalsat [3], but here the demands 
(medium-capacity trunk routes) are for only a space switch 
on-board. Our two new market applications are rather dif-
ferent in their use of large numbers of smaller-capacity 
links. We would also like to simplify the earth terminals 
and remove the necessity for both a time switch and burst 
mode ope.ration. We thus suggest the use of flexible 
resource allocation and dynamic control on board the 
satelllite. This requires some form of on-board time switch-
ing (see later Sections), together with some means of 
resource control, e.g. scheduling, allocation etc. In addi-
tion, our studies of the access schemes have demonstrated 
that low-cost earth terminals can result from the use of 
FDMA on the uplink and TOM on the downlink [4]. This 
places an additional requirement on the satellite of trans-
forming between frequency and time domains - hence the 
inclusion of transmultiplexers. The general architecture is 
shown in Fig. 2 and has been referred to as the 'intelligent 
satellite' [5]. 
In this paper we present the results of a study of the 
new components required for such satellites to operate in 
the new market areas. In particular, we compare the archi-
tectures and realisation of switches and transmultiplexers 
for each market. 
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Fig. 2 On-board processing ('incelligenc) satellite using multiple-beam ante11nas and on-board switching 
2 Traffic requirements 
To dimension the architectures discussed in Section 1, we 
have performed a study of the traffic requirements. Only 
the major results as they influence the architecture designs 
are now discussed. 
2. 1 Business mission 
The study identified the following potential users of 
business networks: 
(i) G 1: iarge national and multinational companies, 
government departments, banks and service authorities 
(ii) G2: factories, workshops and design offices 
(iii) G3: universities and research institutes 
(iv) G4: newspapers 
(v) G5: small companies, branches of large companies, 
libraries, airlines, news agencies etc. 
An approximate distribution of earth stations (ESs) in the 
groups by 1995 is given in Table 1. 
Table 1 : Earth station distribution 
G1 G2 G3 G4 G5 
% of total 38 30 8 9 15 
No. of ESs 475 375 100 110 1 90 
These have been used together with an estimated traffic 
mix to produce the earth-station traffic scenario shown in 
Table 2. · 
Table 2: Earth station traffic rates at peak hour in 1990 in 
Mbit/s 
G1 G2 G3 G4 G5 
Optimistic 4.50 2.26 0.23 0.35 0.25 
Neutral 2.36 2.20 0.20 0.28 0.19 
Pessimistic 2.33 2.17 0.1 7 0.25 0.15 
The average traffic mixes show that 73% of traffic is 
speech and 17% data, the remainder being other services. 
The above estimates, together with overall predictions 
of the necessary European satellite capacity, enable us to 
predict a payload consisting of: 
lEE PROCEEDINGS, Vol. IJJ, Pt. F, No.4, JULY /986 
1700 low-rate transponders 
30 medium-rate transponders 
lO high-rate transponders 
2.2 Mobile mission 
(64 kbit/s) 
(2 Mbit/s) 
(8 Mbit/s) 
Various studies have recently been undertaken on mobile 
traffic, with those by ESA for the ·narrowband' study [6] 
and Inmarsat for the maritime system being foremost. A 
summary of the predictions for the year 2000 are: 
(a) Aeronautical: 
(i) Peak aircraft traffic: 220 (Atlantic) 
(ii) A TC/airline communications: 200-600 bitfs 
(iii) Passenger telephony (4.8-9.6 kbit/s): 250-600 
erlang 
(iv) Passenger telex: 1000-2500 messages 
(b) Maritime: 
(i) Peak traffic Atlantic: 3000-4000 channels 
(ii) Speech: 16 kbit/s 
(iii) Data: 50-2500 bit/s 
(c) Land-mobile: . 
(i) European vehicles: 250-400 k 
(ii) Traffic: speech (4.8-9.6 kbit/s): 2-3 calls/dayfuser 
short coded messages (50-200 bit/s): 1 page/day/user. 
On the basis of the above, we esimate for European cover-
age: 
(1) Maritime/aeronautical: forward 390 channels, return 
370 channels 
(2) Land mobile: speech 200 SCPC channels, data 24 
SCPC channels. 
3 On-board baseband switching 
3. 1 Background 
For a multibeam satellite system, an on-board switching 
unit is an essential part of the satellite payload, as it 
enables the traffic from any spot beam to be routed to any 
other spot beam. Satellite-switched TDMA (SS-TDMA) 
systems, e.g. lntelsat VI, are now entering service. This on-
board switch is primarily a simple lF switch matrix (i.e. a 
space switch), and the time switches are located at the 
earth stations; the overall time-space-time (TST) switch 
can allow interchannel ｳｷｩｴ｣ｨｾｮｧＮ＠ With the advent of new 
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technology, it is expected that the next-generation 
advanced on-board processing satellite will incorporate the 
on-board time stages in the form of a baseband switch 
[7-9]. The advantages of having on-board time stages can 
be summarised as follows: 
(a) Earth stations can have cheaper traffic terminals 
owing to the reduction of the complexity of these terminals 
(b) For SS-TDMA, traffic from beam A can be transmit-
ted to beam 8 only when there are certain time slots in 
which both uplink from beam A and downlink to beam 8 
are free. However, with on-board time stages, this can be 
done as long as there are some free time slots in the uplink 
and downlink, and not necessarily at the same moment. 
Hence, the delay/throughput performance of the system is 
improved [lO] 
(c) Also, a higher frame efficiency is achieved because it 
is possible for a station to group its traffic to different sta-
tions together and to transmit it in one burst per frame. 
For SS-TOMA, this may not be done owing to the 
restriction of the switching time plan. It may not be pos-
sible to find contiguous time slots for a station to transmit 
all its traffic. Thus, a station may be required to transmit 
more than one burst in one frame. Since guard times are 
added between bursts, ｦｲ｡ｭｾ＠ efficiency is then decreased 
(d) Time stages are realised as memory buffer stages and 
bit rate conversion can be readily implemented with the 
aid of these buffers 
(e) With on-board bit rate conversion, it is possible for 
low-data-rate terminal users to communicate with high-
data rate terminal users. Hence, the satellite system can 
cope with different traffic requirements easily and effi-
ciently. 
3.2 Baseline definition of on-board baseband switch 
The baseband switch for the business satellite is consider-
ably larger than that required for the mobile package -
the latter can thus use a smaller version of that developed 
for the business service. The baseband· switch mentioned in 
the following Sections is based on the following baseline 
definition, and is shown in Fig. 3: 
l6MbH/s TOM from 8Mblt/s TOM 
beam 4x2Mbit/s TOM 4x 2Mbit/s TOM 
1 128x64kbit/s SCPC/FOM 
12Sx64kbit/s SCPC/FOM 
128x64kbit/s SCPC/FOM 
97 
98 
baseband 
switch 
(96x98) 
· (a) It is a business mission and there are 2 x 8 Mbit/s 
TDMA channels, 8 x 2 Mbit/s TOMA channels and 
370 x 64 kbitjs SCPC channels per beam in the uplink. 
For the downlink, the same number of channels are used, 
but TOM channels are used instead of TOMA. There are 
essentially 14 beams, since 13 spot beams and a pool of 
switchable channels are adopted 
(b) The signal entering the switch is in the form of a 
digital data stream. It is assumed that before entering the 
switch all the channels are synchronised and all the signal-
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ling bursts, preambles etc. are removed; only the data 
blocks plus the control headers are sent to the switch 
(c) Every four 2 Mbit/s channels or every 128 x 
64 kbit/s channels are first multiplexed into one 8 Mbit/s 
channel. Hence, there are in total 98 x 8 Mbit/s data 
streams entering the switch 
(d) The baseband switch is able to switch any data block 
from any one of the 98 inputs to any one of the 98 outputs. 
The size of one data block is 1280 + x bits; where xis the 
size of the control header. 1280 bits is chosen because. 
within one TOMA frame period {20 ms), one 64 kbit-'s 
data source can tr;,J.nsmit 1280 bits 
(e) Bit rate conversion is inherent in the baseband 
switch because data blocks from the 64 kbit/s SCPC 
channels can be switched to any one of the data blocks 
inside the 8 Mbit/s or 2 Mbit/s channel in the downlink 
(f) The switching pattern is known by the switch 
control unit in advance; hence it is not necessary to decode 
the control header of each data block in order to set up 
the switching pattern. 
For the mobile mission we will not require an on-board 
switch of this type, and, indeed, the switching function may 
be incorporated into the transmultiplexers. We will thus 
concentrate here on the requirements of the business 
mission. 
3.3 Possible architectures for on-board baseband 
switch 
3.3.1 Time-space-time switch (TST): The first baseband 
switching structure considered is the TST switch, which is 
the traditional switching configuration used in digital 
telephone exchanges. 
The function of a time switch is to interchange data 
between the different time slots of one TOM channel. The 
general structure of it is shown in Fig. 4. The contents of 
each time slot from the incoming TOM channel are firstly 
written sequentially into an m x n time stage store. This 
store is then read under the control of a time stage connec-
1 
2 
3 
4 
5 
6 
7 
97 
96 
6Mbit/s TOM 
6Mbit/s TOM to 
. 4x2Mbit/s TOM beam 4 x 2M bit/s TOM 
} 8Mbit/s TOM 
(consists of 
128 x64 kbitls 
channels) 
Fig. 3 Baseband switclt required by business mission 
In total, 13 beams plus one pool of switchable channels: 
M = multiplcllcr, T -= transmultiplcxer, D ""demultipleKer 
tion store, whose contents indicate which time stage posi-
tion is to be read in the associated outgoing time slot. In 
this way, the function of the time switch can be achieved. 
A space switch is used to route the traffic from one 
TOM channel to another TOM channel. Fig. 5 illustrates 
the simplified structure of a space switch. Each of the 
switch verticals corresponds to an outgoing channel, and is 
associated with a connection store which controls the 
operation of the electronic crosspoints on the particular 
vertical. Connections arc established by cyclically scanning 
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the connection store and reading out the address held in 
each of the store locations. The address read from any one 
incoming TOM 
channel 
lzl . .. . lsiAI 
cyclic 
write 
cyclic scan when 1 
reading Clata out 
of time stage store 
1 
2 
A 
B 
time 
stage 
store 
z 
1 M 
2 1 
connectior 
store 
M 2 
Fig . 4 Basic idea of time switch 
incoming II 
TOM 
7 
ｾＬＮＮ＠ ..... 
channels III 
IV 
(A 
ｾｾ＠
v 
A ( 
I 
I 
I I--. 
I 
I 
I cyclic 
scan connection 
memory 
Fig . 5 Basic idea of space switch 
outgoing TOM 
channel 
lsi .. .. IAizl 
lines of time 
stage store ｾ ｴｯ＠ address 
.___ 
ll outgoing 
111 TOM 
channels 
IV 
v 
store location indicates which of the crosspoints belonging 
to the vertical is to be operated during the corresponding 
time slot period. 
The implementation of the baseband switch using TST 
switching structure is shown in Fig. 6. The baseline men-
tioned in the previous Section is used in this baseband 
switch. The data from each 8 Mbit/s TOM channel is 
sequentially written into the 20 kbyte time stage store, 
which is large enough to store one frame period of data. 
These stores are written and read alternatively. During 
reading, the address is provided by the time stage connec-
tion store. These connection stores are also written and 
read alternatively so that it can be updated by the control 
unit. The data coming out of the time switch data store are 
then sent to the space switch. The space switch is imple-
mented using multiplexers, with each of them being associ-
ated with a connection store. This store will store which . 
input of the multiplexer is connected to· the output at each 
time slot period. To reduce the amount of hardware and 
the number of parallel lines connected in and out of the 
space switch, four time-stage outputs are multiplexed 
together to obtain a higher-speed data bus, which is then 
connected to the space switch. In this way, a 25 x 25 space 
switch is required instead of 98 x 98. The data coming out 
of the space switch are then written into the time stage 
store in the final stage of the TST switch. The function of 
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this final stage is similar to the first stage. Data being read 
out from the time stage store are sent to the modulator 
and are transmitted back to the earth station. The overall 
operation of this TST is supervised by the control unit, 
which will communicate with the network control unit so 
that it knows how .to programme the connection stores. 
3.3.2 Memory switch: Another switching structure, the 
memory switch, will be described in this Section. The basic 
functional operation of this switch is shown in Fig. 7. Indi-
vidual TOM channels are multiplexed and demultiplexed 
in a fixed manner to establish a simple TOM link for each 
direction of travel. A simple time stage is utilised to 
perform digital switching. This memory switch is a one-
stage network, although it performs the same functions as 
an STS switch. This is because the interface between the 
time stage and the space stage is combined by means of a 
high-speed bus. The more detailed implementation of the 
baseband switch using this architecture is illustrated in 
Fig. 8. The data from the synchronised 8 Mbit/s TOM 
channels are first shifted into the input serial/parallel 
(SIPO) shift registers. A multiplexer is required to group 
four synchronised 2 Mbit/s TOM channels into one 8 
Mbit/s channel, which is then entered into the input shift 
register. The output from the transmultiplexer is passed 
through a formatter whose function is illustrated in the 
Figure. When the input shift registers are full, their con-
tents are loaded into the input latches. Under the control 
of a counter, the contents of each input latch are written 
into the data memory sequentially. There is another con-
nection memory, storing the addresses of the data memory, 
whose contents are read out to the output latches. This 
operation is quite similar to that of the time switch. The 
content from the output latches will be loaded into the 
output shift registers. Demultiplexers are then required to 
retrieve the 2 Mbit/s channels and frame formatters are 
used to form the proper format required by the trans-
multiplexer in the downlink. 
Table 3: Memory requirements for memory switch used in 
business mission 
Memory organisation Access time. ns 
980 k )( 16 10 
480 k )( 32 20 
245 k )( 64 40 
, 22.5 k )( 128 80 
3.3.3 Comparison between TST switch and memory 
switch: 
(i) The memory switch is the simplest way to perform 
switching between different time slots of TOM channels. It 
is straightforward and is easier to understand 
(ii) The number of TOM channels which can be 
switched by the memory switch depends on the bit rate of 
the TOM channels, data memory width and memory 
speed. Baseq on the baseline of this business mission, the 
requirement of the memory speed of the memory switch is 
estimated in Table 3. By choosing the memory width to be 
128 bits, the required memory speed is 80 ns, which can be 
met by today's technology 
(iii) One merit of the memory switch is that it can make 
use of the high-speed and high-complexity memory chips 
which are the trend of the semiconductor market 
{iv) The size of a memory switch cannot be expanded 
beyond certain limits, given by the speed of memory. ln 
this respect, the TST switch has a higher degree of expand-
ability 
(v) The memory switch is a one-stage network while the 
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TST switch is a three-stage network. Certainly, it is easier 
to control and to find a path in a one-stage network 
(vi) The memory switch is strictly nonblocking, but tlie 
TST switch can be made nonblocking at the expense of 
more hardware or doubling of the speed of the space 
switch 
(vii) On average, a time switch stage will introduce one-
half of a TOM frame time delay into each message circuit. 
The memory switch is virtually one time switch and the 
TST switch has two time stages. Hence, the memory switch 
yields another advantage of introducing less ｭ･ｳｳ｡ｾ･＠ delay 
128 x 64 kbit /s 
360 
(viii) Satellite payloads are always restricted by limited 
mass and power consumption. Hence, the power consump-
tion and number of chips required by the baseband switch 
are very important parameters. An estimation of these 
figures for both types of switches is shown in Table 4. 
These figures are very approximate and they do not take 
into account the control unit, the use of redundancy, the 
frame formatters for the SCPC channels and the M UX/ 
DEMUX for the 2 Mbitjs channels. It can be seen that 
memory switch is to be preferred in terms of power con-
sumption and the amount of hardware required. 
} 
4x 
2Mbit/s 
Fig. 6 Arcllicccture of 011-board switch using TST swicch 
SiP = serial-in/parallel-out register, P/S = parallel-in/serial-out register, DM =data 
memory, CM = conn«tion memory. CU =control unit 
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Table 4: Comparing the power consumption and number of chips for 
memory switch and TST switch 
Technology Type 
of 
switch 2.5 pm CMOS gate arrays 
5 pWfgate/MHz 
1 .25 pm CMOS gate arrays 
0.72 pWfgate/MHz 
5 V supply 3 V supply 
No. of 
chips 
Power No. of Power 
consumption. W consumption, W chips 
Memory switch 91 
TST switch 1 000 
data read 
memory address 
26.5 
100 
data addr. ｾｾｾ･ｳｳ＠ connection memory 
Fig. 1 Functional block diagram of memory switch 
28x 
.x 8Mbitls_..:. ____ _,_, 
Ｍ ｾ＠ 112x ｾ］］ｾｾｾ［［Ｎ､＠g. 2Mbit/s ｾ＠
E 5180x 
e 64kbil/s 
- SCPC 
channels 
28x 
8Mbit/s :=:::=::;:;::::;:::;---1 
£ 112x 
c 2Mbit/s 
ｾ＠ 4 2x ｾ］］ＺＺＺＺＺＺＺＺＺ］ＺＺＧＮ｟｟ｪ＠
u 6Mbit/s __..:.. ___ --'---J 
.2 (constsls of 5160x 64 kbit/s 
channels) 
Fig. 8 Architecture of on-board switch using memory switch 
MUX ""multiplexer, deMUX =demultiplexer, TMUX - transmultiplexer 
4 On-board transmultiplexers 
Analogue-implemented transmultiplexers have been used 
in the terrestrial network for some time to interface digital 
TOM and FDM multiplexes [11]. With the advent of inte-
grated circuit technology, digital transmultiplexers are now 
smaller and consume less power than their analogue 
counterparts. 
The next generation of mobile/business communication 
satellites will incorporate advanced on-board processing, 
for example multibeam switching, as well as a large 
number of SCPC/FDMA channels, so that a large number 
of smaller users can benefit from using low-cost terminals. 
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Therefore, similar FDM/TDM interfacing problems arise 
on-board satellite as in a terrestrial network. 
Owing to the use of digital modulation on the satellite 
channels, a complete on-board TMUX should consist of a 
multichannel multiplexer/demultiplexer [12, 13], a modem 
and a format convertor. Although the term TMUX' is 
used, our work has concentrated on multichannel 
multiplexing/demultiplexing. 
4. 1 Types of TMUX 
Because of the high computation burden on the multi-
. channel multiplexingjdemultiplexing, this paper will 
discuss this area in detail. The fundamental principle of 
multichannel multiplexingfdemultiplexing is filtering, 
which falls into the area of multirate digital signal pro-
cessing (14]. The basic concept is to translate a prototype 
lowpass filter to an appropriate frequency slot so that the 
desired channel can be extracted from the multiplexed 
signal, or vice versa. As the multichannel multiplexing is 
just the reverse operation of demultiplexing, only the 
algorithm/architecture of a multichannel demultiplexer 
(MCD) will be.discussed. 
There are three major types of MCD: 
· (a) Single-stage single-path 
(b) Multistage single-path 
(c) Multipath. 
The single-stage single-path architecture can be further 
subdivided into (i) the direct synthesis method and (ii) the 
complex filter bank method. The former method is 
achieved by replacing traditional analogue functional 
modules with digital ones, i.e. by using a digital mixer/ 
synthesiser pair to shift the desired channel to be centred 
at the origin then followed by a lowpass filter to remove all 
other channels {see Fig. 9). The complex filter bank 
to other channels 
to TOM 
reformatter 
frequency synthesiser 
｀ｾｦ＠@ f : ... : 
Fig. 9 Single-stage direct method T M U X 
A Digital baseband multiplex· 
B Channel 3 centred at origin after mixing 
C LPF response 
D Recovered channel 3 
E After decimation 
method has one complex bandpass filter for each channel, 
and each bandpass filter consists of complex coefficients 
such that it is a frequency-shifted lowpass filter (see Fig. 
10). After sampling rate decimation both methods produce 
the same results. Each filter may be implemented as a 
multistage filter in order to reduce their computation 
burden. 
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The multistage architecture consists of several single-
stage processing modules organised in a hierarchical struc-
ture, such that the processed data at one stage are shared 
to TOM 
formatter 
@ ®© @ 
@ f (i) 
f ( ii) 
® f (iii) 
© f(iv) 
Fig. 10 Single-stage complex filter 
method TMUX 
(i) Digital baseband multiplex 
(ii) Prototype LPF 
(iii) Frequency-shirted BPF ror channel 3 
(iv) Recovered channel 3 
@ f (v) (v) Arter decimation 
by all the modules in the following stage. Thus the total 
computation burden is reduced. Fig. 11 shows an example 
in binary tree form. Each module may be implemented in 
direct method or complex filter method. 
The third architecture is the multipath, represented by 
the polyphase-filter/FFT method [15]. A polyphase filter 
network is formed by splitting an FIR filter into a number 
of shorter subfilters, as shown in Fig. 12. Then, inter-
;fff ＨｾｩｩＺ＠ ｾＺＺ＠
(iii) 
(iv) 
Q b 
Fig . 11 A·tulcistage TMUX 
a Complex filler method 
b Direct method 
to TOM 
formatter 
(i) Input (iii First stage (iii) S.-cond"stage (iv) Extracted channel 2 
@ 
@ 
© 
@ 
® 
±--- ﾮｾｬ＠
ｳｵｭｾｦ＠
fig. 12 Polyphase-filur/FFT lll(•tlwd TMU X [15] 
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leaving the incoming signal samples into subfilters gives 
multipath processing. An FFT processor acts as a phase 
rotator which adds a further phase shift on the subfiltcr 
outputs. By using phase cancellation techniques, channels 
can be separated from one another at the FFT processor 
output. 
4.2 Comparisons between various TMUX architectures 
There are three major factors in assessing TMUXs: com-
plexity, performance and flexibility. The complexity of a 
TMUX is usually determined by the computation burden, 
and the performance is measured in terms of added noise. 
The computation burden of a TMUX is measured in units 
of multiplication rate and addition rate, which have signifi-
cant implication for the hardware realisation. To support 
high-speed arithmetic operations, pipelined and/or parallel 
architecture must be used. Table 5 summarises the compu-
tational requirement of various types of MCD. 
The noise added to the signal due to the digital signal 
processing can be classified into quantisation noise and 
imperfections due to signal processing. The former is due 
to the finite word length on data, coefficients and arith-
metic operations, and the latter is due to nonideal filter 
performance, aliasing etc. Because of the quantisation 
noise, the longer the filter length the larger the output 
noise; this effect can be reduced by using multistage or 
polyphase filtering techniques. Both methods achieve the 
same filter specification but with shorter subfilters. The 
added noise can also be reduced by using longer word 
length and/or better filter specifications at a penalty of 
more complex hardware. 
Table 5: Comparisons of computational load 
No. of ch. Multiplication rate ( x 109 multi.fs) 
Single/direct Binary-tree/complex Polyphase-FFT 
8 0.68 0.16 0.09 
16 2.70 0.43 0.18 
32 10.90 1.00 0.37 
64 43.50 2.50 0.76 
128 174.00 5.90 1.56 
.256 696.00 13.60 3.18 
No. of ch. Addition rate ( x 109 add./s) 
Single/direct Binary-tree/complex Polyphase-FFT 
8 1.33 0.24 0.09 
16 5.31 0.64 0.19 
32 21.20 1.60 0.39 
64 84.90 3.80 0.81 
128 339.70 8.90 1.60 
256 1359.00 20.40 3.40 
The single-stage architecture has the greatest flexibility 
as the processing on each channel is independent of the 
others; therefore the incoming signals can be multiplexed 
from different sources, whereas other types of TMUX have 
to be single-source. Also, owing to the independent 
channel processing, it is possible to use nonuniform 
channel spacing in the single-stage architecture. This 
feature is very useful for a multibeam communication 
satellite as one TMUX can be shared among beams. This 
is not possible for the other types. The single-stage type 
of TM UX is also easy to adapt to the variation of traffic 
distribution among beams. 
The polyphase-filter/FFT method is the most efficient 
method, especially if the number of channels is greater 
than 64. It is therefore best used in a beam with large 
numbers of channels with little variation in traffic distribu-
tion. On the other hand, the single-stage method is most 
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suitable for adapting traffic vanauon, provided that the 
number of channels in a multiplex is not large. We thus 
conclude that the business mission would be best served 
with polyphase-filter/FIT TMUXs in modules of 128 or 
32 channels. A typical power consumption/chip count is 
shown in Table 6. However, a lower-capacity mobile 
mission would benefit from the flexibility of the single-
stage method. This can also be modified to include the 
limited switching functions required for this mission and 
the switched TMUX produced. A typical power 
consumption/chip count is given in Table 7. The estima-
tions of power consumption in this paper are based on 
Reference 16. 
Table 6: Power and size estimations of major components of 
MCDs for business mission (64 kbit/s SCPC) 
No. of channels Power, W Size. mm 2 
32 4.2 161 
128 33.6 323 
Table 7: Power and size estimations of major components of 
MCDs for mobile mission (200 x 9.6 kbitfs SCPC) 
Power. W Size, mm2 
Downlink 1 0.8 
Uplink 6.8 
5 Conclusions 
291.73 
80.94 
This paper has shown that next-generation satellite 
systems for both business and mobile services will need 
significant on-board processing in the form of baseband 
switching and conversion between FDM and TDM 
formats (transmultiplexing). Although the optimum archi-
tectures depend on the size of the system (number of chan-
nels, bit rate of each channel etc.), our studies have 
indicated that with the forthcoming generation of 1.25 pm 
CMOS VLSI it is possible to construct switches and trans-
multiplexers of the required size and to have power con-
sumptions that are realistic for the anticipated size of 
satellites. 
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APPENDIX 2: ELECfRONIC SWITCHING TECHNIQUES [Ref.257] 
This appendix introduces electronic switching techniques so as to help the reader 
understand some of the terminology used in chapter six. 
The main function of a switching unit is to perform switching which means the setting up 
of temporary connections between two or more terminations according to instructions from the 
central control. Also. the signals between these two or more terminations must be transmitted 
with minimum signal degradation or interference. The two main types of electronic switching 
are space-division and time division. which were developed originally for telephony. Since the 
telephone exchange centre and the on-board switch have similar functions, these mature 
techniques are good starting points from which to develope the on-board switch. 
A2.1 Space-division switching 
Switching is called space-division when signals are transmitted through the switching 
network over separate physical paths assigned exclusively to each call or phase of call 
throughout its duration. The simplest switching structure is a rectangular array of crosspoints 
as shown in Fig.A2.1. These crosspoints have two states: closed or open, and may be metallic 
contacts or electronic devices. Fig.A2.1 shows a single stage switching matrix with m x n 
number of crosspoints and with full availability since each inlet can access any outlet. The 
probability of blocking of single stage switching matrix is zero. The probability of blocking of a 
switching network is defined as the probability that the path between a given inlet and any 
free outlet cannot be established. within the switching element being considered. 
As the number of inlets and outlets increases, the number of crosspoints of a single stage 
switching matrix will become too large and it is not a economical switching network. Another 
fundamental deficiency of single stage switches is that if certain crosspoint fails, the associated 
connection cannot be established because there is only one specific crosspoint for each specific 
connection. The multi-stage switching network overcomes these problems. A possible three 
stage switching matrix is shown in Fig.A2.2. The utilisation efficiency of the crosspoints is now 
increased because each one is usable for more than one potential connection. For each potential 
connection. there is more than one path which serves to reduce blocking and also to provide 
protection against failures. 
In 1953 Charles Clos [Ref.258] of Bell Laboratories published an analysis of three stage 
--------------------------------------------- -- · ---
li ·--------------------------------.., 
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M N 
-x-
M 
or 
inlets 
its symbol 
N outlets 
Fig.A2.1: Rectangular crosspoint array 
.li. arrays N k arrays arrays 
n 
n 
B 6 n B= 
N B 6 B= N inlets n outlets 
Fig.A2.2: Three stage switching matrix 
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switching networks showing how many centre stage arrays are required to provide a strictly 
nonblocking operation. His result demonstrated that if each individual array is nonblocking. 
and if the number of centre stages k is equal to 2n - 1. the switch is strictly nonblocking. 
Hence. the 3-stage non-blocking switching network is also known as the Clos network. 
Sometimes. the number of crosspoints for large Clos network is still quite prohibitive and it is 
acceptable to reduce the number of crosspoints by introducing low probabilities of blocking. 
e.g. 0.001 to 0.01. 
A2.2 Time-division switching 
Conceptually, time-division switching is the sharing of crosspoints for a short period so 
that individual crosspoints are continually reassigned to existing connections. A great saving of 
in crosspoints can be achieved in the same way that transmission links are time division 
multiplexed to share the interconnection wires. In practice. the lines connected to a time-
division switching network are the time-division multiplex (TDM) channels which may carry 
analog or digital signals. Usually. digital time-division switching is called simply digital 
switching. The discussion here will concentrate on digital switching only. 
The basic requirement of a time division switching network is explained with the aid of 
Fig.A2.3. As an example connection, channel2 of the first TDM link is connected to channel10 
of the last TDM link. This connection requires that information arriving in time slot 2 of the 
first link is transferred to time slot 10 of the last link. Thus each connection requires two 
transfers of information: each involving translations in both time and space. The time-division 
switching network is thus inherently requiring at least 2 stages: a space switching stage and a 
time switching stage. 
The time switching stage is also called time switch or time slot interchanger because its 
main operation is to move received samples from one time slot to another. In the example. the 
received samples are held in a buffer memory until their time slot comes around. 
The operation of the space switching stage also called space switch is to transfer signals 
from channels of one TDM to the channels of a second. but without any re-ordering in time. 
In theory. a simple space switch can provide the necessary connectivity among the time 
slots of TDM channels. However. this requires that the time slot in the output data stream 
should always be free when the incoming data block is present. This both restricts the data 
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ｾ＠ one frame --.j 
N 
N 
FigA2.3: Showing the simple operation of time-division switch 
1IM 1 
2 
N-------i+l 
Fig.A2.4: Time-space (TS) switching matrix 
0 TSO TSO 
TDMl _ ｟｟｟ＺｔｾｓｾｏｾｉＭＭＭＭＬＺｾＺｾＺｾＺ＠ TDMI 
'IDMN _ __;:T:...::S:..::.O_.:i_ __ __j-: :....:....:---.:_,_, 'IDMN TDMl 1DM1 
. 
TSO TSO . 
_.., 31 IDMN 1DMN 
TSl TSl 
. 
32 TDMl 1DM1 X 32 
. 
TS3l TS31 
. 
32(N)-l IDMN 1DMN 
(a) time switch (b) space switch 
Fig.A2.5: Space-division equivalent of a time and space switch 
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throughput and requires complex system management to ensure that this occurs. 
A simple digital switching network consists of at least one time switch and one space 
switch. An example is the time-space (T -S) switch shown in Fig.A2.4. The time stage will 
delay the information in arriving time slots until the desired output time slot occurs. At that 
time the delayed information is transferred through the space switch to the appropriate output 
link. For example. the information in incoming time slot 2 of link 1 is delayed until outgoing 
time slot 10 occurs. Hence. a time switch can provide delays ranging from one time slot to a 
full frame. Associated with the space stage is a control store that contains the information 
needed to specify the space switch configuration for each individual time slot of a frame. This 
simple approach still has a problem because it may not be possible to make the output time slot 
coincide with the internal transfer time slot. 
Foe larger switches. multiple time and space switching stages can be used and a T-S-T 
structure is a common choice. The addition of an output time switch can alleviate the blocking 
problem of the T-S switch as it allows much more flexibility in routing. A time switching 
network can be represented as an equivalent space-division network having exactly the same 
path structure and channel graph (Fig.A2.5) because the equivalent space representation is 
easier to analysis. e.g. to deduce the probability of blocking. 
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APPENDIX 3: DETAILED CIRCUIT DIAGRAMS 
The detailed circuit diagrams of the proof-of-concept baseband switch model are included 
in this appendix. They are: 
Fig.A3.1: Data source 
Fig.A3.2: Data sink 
Fig.A3.3: Switch module of the memory switch (static switching) 
Fig.A3.4: Connection memory module of the memory switch (static switching) 
Fig.A3.5: Switch module of the memory switch (dynamic switching) 
Fig.A3.6: Connection memory module of the memory switch (dynamic switching) 
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APPENDIX 4: LOGIC EQUATIONS OF ALL THE CONTROLLERS 
A4.1 Data source controller (Fig.A3.1) 
JA = B·C 
KA =B·D 
Jn =C·D 
Kn = LFULL·A·D + C·D + A·D 
Jc = START·ISRF·D + B·D + A·D 
Kc = LFULL·A + A·D + B·D 
Jn = START·A + A·B + A·B + C·D 
Ko = START·B + A·D + B·C 
SORW = A·B·C·D 
SOOE = A·BC + A·B·D + A·B·C 
ENDSL = A·B·D + A·Bc 
ENSH =A+ B·C 
A4.2 Data sink controller (Fig.A3.2) 
JA = ISRF·B·C·D 
KA =B·C·D 
J8 = C·D + -FI_N_I_SH-·A·C·D 
K8 = FINISH·C·D + A·C +S _T_A_R_T-·ISRF·C·D 
Jc = GOST·D + B·D + A·D 
Kc =A·B + B·D 
J0 = ISRF·C + START·A·B + B·C + A·C 
K 0 = ISRF·B·C + A·B + B·C + A·B·C 
STORE = A + B + C 
SIRW = B·C·D + A·C·D + B·C·D + A·B·C·D 
INC = B·C·D + A·C·D 
. CLEAR = B·C·D + B·C·D 
A4.3 Switch controller (static :Switching) (Fig.A3.3) 
JA = B·C·D + ISRF·B·C·D 
KA = C·D + A·B 
Jn = WRFIN·A + A·C·D 
K 8 = START·A·C·D + C·D + A·C 
Jc = ISRF·A·D + B·D 
Kc = A·B + B·D 
Jo = A·B{WRFIN + ONEFR) + A·C + ISRF·B·C 
K0 = A·C + B·C + A·B·C 
CLEARl = A·B·C·D 
CLEAR2 = A·C·D + A·C·D + B·C·D 
DMRW = A·B·C 
DMOE = A·B·C·D 
CMOE = A·B·C·D 
INC = A·B·C·D 
NCMS = A·B·C·D 
CLEAR3 = A·B·C·D 
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A4.4 Switch controller (dynamic switching) (Fig.A3.5) 
DA = RESET{WRFIN·B·C·D + STOP·B·C·D + ISRF·A·B·C + WRFIN·A·B·C + 
A·B·C + A·C·D + B·C·D) 
D8 = RESET{WRFIN·B·C·D + ONEFR·B·C·D + ONEBL·B·C·D + STOP·B·C·D + 
WRFIN·A·B·C + iSRF·A·C·D + A·B·C·D + A·C) 
De = RESET{WRFIN·ONEBL·B·C·D + ISRF·A·B·C + ISRF·A·B·C + A·B·C + 
A·C·D + A·C·D) 
D0 = RESET(WRFIN·ONEFR·ONEBL·A·B·C·D + STOP·A·C·D + A·B·D + B·C·D + 
A·B·C + A·B·C·D + A·B·C·D) 
CKFIN = A·B·C·D 
DMOE = A·B·C·D + A·B·C·D 
LDCK 
ENl 
SMEM 
CLRl: 
CLR2: 
CLR3: 
= A·B·C·D + A·B·C·D 
=LDCK 
= B·C·D + A·B·D + A·C·D 
= A·B·C·D 
= B·C·D + A·B·D 
= A·B·C·D + A·B·C·D 
DMRW: = A·C·D + A·B·D + A·B·C·D 
INTC: =A+B+C+D 
UNCK: = A·B·C·D 
INCBL: = A + B + C + D 
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APPENDIX 5: COMPONENT LISTS OF EACH PROTOTYPE BOARDS 
Component Part No. Description 
IC25 74LS92 divide by 12 counter 
IC26 7425 dual 4 i/p NOR gates 
IC28 74ALS574 octal D type F /Fs 
IC29 74LS645-1 quad 3 state bus transceivers 
IC30,31 6264-10 BKxB static RAM,100ns 
IC32-35 74ALS257 quad 2 to 1 selectors 
IC36-39 74LS161 synchronous binary counter 
IC4Q-42 74LS244 octal 3 state drivers 
IC43 74ALS32 quad 2 i/p OR gates 
IC44 74ALS08 quad 2 i/p AND gates 
IC45 74LS221 dual monostables 
IC46 74I.S74 dual D type F/Fs 
IC47 74S38 quad 2 i/p NAND buffers 
IC48,49 74I.S76 dual J,K F /Fs 
IC50 74ALS175 quad D type F/Fs 
ICSl-56 74ALSOO quad 2 i/p NAND gates 
IC57-60 74ALS10 triple 3 i/p NAND gates 
IC61 74ALS20 dual 4 i/p NAND gates 
IC132 74ALSOO quad 2 i/p NAND gates 
IC133 74ALS573 octal D type F /Fs 
Component list of board 1 (refer to Fig.A3.1) 
Component Part No. Description 
IC1-12 74LS165 8 bit PISO shift registers 
IC13-24 74LS374 octal D type F /Fs 
IC27 74154 4-16 decoder 
IC62-73 74LS164 8 bit SIPO shift registers 
IC74-85 74LS374 octal D type F /Fs 
IC86 74154 4-16 decoder 
Component list of board 2 (refer to Fig.A3.1 and A3.2) 
-426-
Component Part No. Description 
IC87 74LS161 synchronous binary counter 
IC88 7400 quad 2 ilp NAND gates 
IC89 74ALS573 quad latches 
IC90 74LS645-1 quad 3 state bus transceivers 
IC91-96 6264-10 8Kx8 static RAM, lOOns 
IC97 74ALS138 3 to 8 decoder 
IC98-101 74ALS257 quad 2 to 1 selectors 
IC102-105 74LS161 synchronous binary counter 
IC106-108 74LS244 quad 3 state drivers 
IC109 74LS221 dual monostables 
IC110 74LS74 dual D type F/Fs 
IC111 74838 quad 2 ilp NAND buffers 
IC112,113 74LS76 dual J,K F/Fs 
IC114 .74ALS175 quad D type F/Fs 
IC115-119 74ALSOO quad 2 i/p NAND gates 
IC120-124 74ALS10 triple 3 i/p NAND gates 
IC125-127 74ALS20 dual 4 ilp NAND gates 
IC128 74ALS08 quad 2 ilp AND gates 
IC129 74ALS10 triple 3 i/p NAND gates 
IC130 74ALSOO quad 2 i/p NAND gates 
IC131 74ALS32 quad 2 i/p OR gates 
IC134 74LS74 dual D type F/Fs 
IC135 74ALSOO quad 2 ilp NAND gates 
Component list of board 3 (refer to Fig.A3.2) 
Component Part No. Description 
IC1-12 74LS164 8 bit SIPO sh-ift registers 
IC13-24 74LS374 octal D type F /Fs 
IC25-36 74LS165 8 bit PISO shift registers 
IC37-48 74LS374 octal D type F/Fs 
IC49 74154 4 to 16 decoder 
IC5Q-52 74ALS02 quad 2 i/p NOR gates 
Component list board 4 (refer to Fig.A3.3) 
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Component Part No. Description 
IC53 74ALS573 octalla tches 
IC54 74ALS574 octal D type F /Fs 
IC55-58 6264-10 8Kx8 static RAM, lOOns 
IC59-63 74ALS257 quad 2 to 1 selectors 
IC64-67 74LS161 synchronous binary counter 
IC68,69 74ALS138 3 to 8 decoder 
IC70 74LS161 synchronous binary counter 
IC71,72 74LS76 dual J ,K F /Fs 
IC73,74 74ALS175 quad D type F/Fs 
IC75 4MHz crystal oscillator 
IC76 74LS161 synchronous binary counter 
IC77 74LS221 dual monostables 
IC78,79 74LS74 dual D type F/Fs 
IC80,81 74ALS21 dual 4 i/p AND gates 
IC82-85 74ALSOO quad 2 ilp NAND gates 
IC86-90 74ALS10 triple 3 ilp NAND gates 
IC91-92 74ALS20 dual 4 ilp NAND gates 
IC93-94 74ALS21 dual 4 i/p AND gates 
IC95 74ALS08 quad 2 ilp AND gates 
IC96,97 74ALS04 hex inverters 
IC98 74ALS32 quad 2 i/p OR gates 
IC99 7425 dual 4 i/p NOR gates 
IClOO 74LS244 octal 3 state drivers 
IC101 74ALS21 dual 4 i/p AND gates 
IC102 74ALS20 dual 4 i/p NAND gates 
IC103 74ALS04 hex inverters 
Component list of board 5 (refer to Fig.A3.3) 
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Component Part No. Description 
ICl-8 6264-10 8Kx8 static RAM, lOOns 
IC9-13 74ALS257 quad 2 to 1 selectors 
IC14,15 74ALS138 3 to 8 decoder 
IC16,17 74ALS574 quad D type F/Fs 
IC18,19 74LS645-l quad 3 state bus transceivers 
IC20-22 74LS244 octal 3 state drivers 
IC23 74LS221 dual monostables 
IC24 74LS74 dual D type F/Fs 
IC25 74S38 quad 2 i/p NAND buffers 
IC26 74LS161 synchronous binary counter 
IC27 74ALS04 hex inverters 
IC28 74ALS02 quad 2 i/p NOR gates 
IC29 74ALS08 quad 2 i/p AND gates 
IC30,31 74ALS32 quad 2 i/p OR gates 
IC32 74ALS20 dual4 i/p NAND gates 
IC33-35 74ALS21 dual 4 i/p AND gates 
Component list of board 6 (refer to Fig.A3.4) 
Component Part No. Description 
IC36-43 6264-10 8K.x8 static RAM, lOOns 
IC44-48 74ALS257 quad 2 to 1 selectors 
IC49,50 74ALS138 3 to 8 decoder 
IC51,52 74ALS574 octal D type F /Fs 
IC53,54 74LS645-l quad 3 state bus transceivers 
IC55-57 74LS244 octal 3 state drivers 
IC58 74LS221 dual monostables 
IC59 74LS74 dual D type F /Fs 
IC60 74S38 · quad 2 i/p NAND buffers 
IC61 74ALS04 hex inverters 
IC62 74ALS08 quad 2 i/p AND gates 
IC63 74AIS21 dual 4 i/p AND gates 
IC64 74ALS32 quad 2 i/p OR gates 
Component list of board 7 (refer to Fig.A3.4) 
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Component Part No. Description 
ICl 74ALS573 octal D type F /Fs 
IC2 74ALS574 octal D type F /Fs 
IC3-6 6264-10 8Kx8 static RAM,lOOns 
IC7-11 74ALS257 quad 2 to 1 selectors 
IC12-13 74AS867 synchronous binary counter 
IC14-15 74ALS138 3 to 8 decoder 
IC16 74LS161 synchronous binary counter 
IC17 74LS244 octal 3 state drivers 
IC18 4MHz crystal oscillator 
IC19 74LS74 dual D type F/Fs 
IC20 74LS161 synchronous binary counter 
IC21 74LS221 dual monostables 
IC22 74LS74 dual D type F/Fs 
IC23 PAL16R4 quad 16 i/p registered AND-OR PAL 
IC24 PAL16R8 octal16 i/p registered AND-OR PAL 
IC25 74ALS175 quad D type F/Fs 
IC26 74ALS08 quad 2 ilp AND gates 
IC27 74ALS04 hex inverters 
IC28 74ALS20 dual 4 i/p NAND gates 
IC29 74ALS32 quad 2 i/p OR gates 
Component list of board 8 (refer to Fig.A3.5) 
- .. --·---- ·-·-----------: 
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Component Part No. Description 
IC1-2 74AS867 synchronous binary counter 
IC3-6 74AIS257 quad 2 to 1 selectors 
IC7-10 6264-10 8Kx8 static RAM, 1 OOns 
IC11-18 74AIS573 octal latches 
IC19-20 74AIS574 octal D type F /Fs 
IC21-24 74LS224 16x4 FIFO memory 
IC25-26 27256 32kx8EPROM 
IC27 74AS867 synchronous binary counter 
IC28-29 74LS74 dual D type F/Fs 
IC30 7LS244 octal 3 state drivers 
IC31-32 74AIS20 dua14 i/p NAND gates 
IC33 74ALS02 quad 2 i/p NOR gates 
IC34 74ALS04 hex inverters 
IC35 74AIS08 quad 2 i/p AND gates 
IC36 74ALS04 hex inverters 
IC37 74LS14 hex inverters 
IC38 74AISOO quad 2 i/p NAND gates 
IC39 74LS74 dual D type F/Fs 
Component list of board 9 (refer to Fig.A3.6) 
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APPENDIX 6: MEMORY ORGANISATION OF THE TEST COMPUTER 
Memory address 
A23-A20 A19-A16 A15-A12 A11-A8 A7-A4 A3-AO in HEX. 
Data source 0001 0000 0000 0000 0000 0000 100,000 
memory .... .... .... .... . ... . ... . . 
.... .... .... .... . ... .... . . 16kwords 
.... .... .... . ... . ... .... . . 
0001 0000 0111 1111 1111 1110 107,FFE 
Connection 0001 0010 0000 0000 0000 0000 120,000 
memory I .... .... .... .... .... . ... .. 
for static .... .... .... .... .... . ... . . 32kwords 
mode .... .... .... .... .... .... . . 
0001 0010 1111 1111 1111 1110 12F,FFE 
connection 0001 0100 0000 0000 0000 0000 140,000 
memoryll .... .... . ... . ... .... .... .. 
for static .... . ... .... .... .... . ... .. 32kwords 
mode .... .... .... . ... .... .... . . 
.... .... .... .... . ... . ... . . 
0001 0100 1111 1111 1111 1110 14F,FFE 
Data sink 0001 0110 0000 0000 0000 0000 160,000 
memory. . ... .... .... .... .... . ... .. 
.... .... .... .... . ... . ... . . 48kwords 
.... .... . ... . ... . ... . ... .. 
0001 0111 1111 1111 1111 1110 17F,FFE 
---------------------------------- -- - --- --- - -- --
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APPENDIX 7: ABBREVIATIONS OF THE CONTROL AND SIGNALING LINES 
(A) Those lines related to the switch (static mode): 
ISRF: input shift register stage (SIPO) full 
WRFIN: write finish (signaling that all the data stored in the input latch stage has been writ-
ten into the data memory) 
ONEFR: one frame finish (signaling that one frame period of data coming from the -twelve 
2Mbps channels has been stored into the data memory) 
STOP: signaling that the switch has stop its operation 
DMRW: data memory read/write control line 
DMOE: data memory output enable control line 
CMOE: connection memory output enable control line 
OLEN: output latch stage enable control line 
CLEARl:clear the counters whose outputs address the data memory (IC64-67 in Fig.A3.3) 
CLEAR2:clear the D type flip-flop (IC79 in Fig.A3.3). set the line ISRF to low again 
CLEAR3: clear the counter counting the number of channels (IC70 in Fig.A3.3) 
INC: increment the counters (IC64-67.70.in Fig.A3.3) 
NCMS: negate the connection memory selection signal. i.e. to swap their status 
SHLD: controlling the shift/load line of all the parallel to serial shift registers 
ENLAT: clock the data from the SIPO shift register outputs into the latches 
(B) Those lines related to the data source 
SYSCLK: system clock (16MHz) 
LFULL: signaling that all the latches (IC13-24 in Fig.A3.1) are full 
SORW: 
SOOE: 
ENSH: 
data source memory read/write control line 
data source memory output enable control line 
enable the PISO shift registers (ICl-12 in Fig.A3.1) to start shifting out the data 
START: enable the POC model to start its operations 
ENDSL: enable data source latch (enable data from the latch. IC28 in Fig.A3.1 loading into 
one of the latches. IC13-24 in Fig.A3.1) 
(C) Those lines related to the data sink 
STORE: start to store those data inside the latches (IC74-85 in Fig.A3.2) into the memory 
FINISH: signaling that the data inside the latches (IC74-85 in Fig.A3.2) has been stored into 
the memory 
SIRW: data sink memory read/write control line 
. ·-·--·-------------
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INC: increment the counters whose outputs address the memory (IC87 .102-105 in 
Fig.A3.2) 
CLEAR: clear the counter (IC87 in Fig.A3.2) 
GOST: signaling that the data sink can start storing data into its memory 
(D) Those lines related to the switch (dynamic mode): 
ISRF: input shift register stage (SIPO) full 
WRFIN: write finish (signaling that all the data stored in the input latch stage has been writ-
ten into the data memory) 
ONEFR: one frame finish (signaling that one frame period of data coming from the twelve 
2Mbps channels has been stored into the data memory) 
STOP: 
DMRW: 
DMOE: 
OLEN: 
signaling that the switch has stop its operation 
data memory read/write control line 
data memory output enable control line 
output latch stage enable control line 
SHLD: controlling the shift/load line of all the parallel to serial shift registers 
ENLAT: clock the data from the SIPO shift register outputs into the latches 
SMEM: select memory (IC7-10 in Fig.A3.6) to supply data memory address 
UNCK: unload data from the FIFO buffer (IC21-24 in Fig.A3.6) 
LDCK: load data into the FIFO buffer (IC21-24 in Fig.A3.6) 
CKSW: check whether the STOP line has been asserted 
CLRl: clear the FIFO buffer (IC21-24) and counters (IC2 & 27 in Fig.A3.6) 
CLR2: clear D flip-flop (IC22 in Fig.A3.5), set the ISRF line to low again 
CLR3: clear counter counting the number of channels (IC16 in Fig.A3.5) 
CLR4: clear counters whose outputs address the data memory (IC12-15 in Fig.A3.5) and 
counter (IC2 in Fig.A3.6) which addresses the TSAT memory 
INCDM: increment counters (IC12-15.16 in Fig.A3.5) 
INTC: increment counters (IC2 in Fig.A3 .6) 
INCBL: increment counters (IC2 7 in Fig.A3.6) 
EN1: enable latches (IC19.20 in Fig.A3.6) so that addressing information is sent to the 
switch module. 
------- --- ·-----------, 
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APPENDIX 8: PIN ASSIGNMENTS OF THE CONNECTORS 
Each of the prototype boards is fitted with a 96 pin connector (Pl) for the V:ME bus and 
another 64 pin connector (P2) for the interconnections between boards. Also. the parallel port 
of the test computer is connected to the connection memory module in board 9 via the connec-
tor P3. The pin assignments of these connectors are included in this appendix. 
connector (Pl) connector (p3) 
row row 
pin a b c a b 
1 DBOO +SV DBOl PCO PC4 
2 DB02 GND DB03 PCl PCS 
3 DB04 - DBOS PC2 PC6 
4 DB06 -- DB07 PC3 PC7 
s DB08 -- DB09 GND --
6 DBlO - DB11 PB7 -
7 DB12 
- DB13 PB6 -
8 DB14 - DBlS PBS --
9 DB16 - DB17 PB4 --
10 DB18 -- DB19 PB3 --
11 DB20 
-- DB21 PB2 -
12 DB22 GND DB23 PBl --
13 DB24 +SV DB2S PBO --
14 DB26 
- DB27 GND -
1S DB28 - DB29 H4 --
16 DB30 - DB31 H3 -
17 WRITE -- STILO H2 --
18 LOCK -- STILl Hl --
19 LWORD/A12 - STIL2 GND --
20 A02/A14 - A01/A13 PA7 -
21 A04/A16 -- A03/A15 PA6 -
22 A06/A18 GND AOS/A17 PAS -
23 A08/A20 
-- A07/A19 PA4 --
24 A10/A22 -- A09/A21 PA3 --
2S STIL3 - A11/A23 PA2 --
26 STIL4 - LAS PAl --
27 STIL5 - UAS PAO -
28 STIL6 -- UDS - -
29 STIL7 - LDS -- -
30 STIL8 - DERR -- --
31 STIL9 GND ACK --
--
32 SMRQ +5V SMACK -- --
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APPENDIX 9 PROGRAM LISTINGS 
The software used in the static mode testing are: 
program. SETSRC.C. generating test data for the data source. 
program. SETCON.C. generating test data for the connection memory. 
program. SIM_SW.C. simulating the switching operation. 
program. ROUT68.S. providing the utilities to carry out the test. 
program. PERRCH.C. printing the error listing. 
The software used in the dynamic mode testing are: 
program, SW _TST.S. containing many subroutines which aid the testing. 
program. SETTSAT.C, generating the random TSAT table. 
The software used to implement the scheduler are: 
program. ALLOC.C implementing the allocation algorithm, 
program. SW.S including routines to test the switch. 
Due to the limited space here. only the listings of the two most important programs. 
SW _TST.S and ALLOC.C are included in this appendix. 
----- -------------------------------------
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; PROGRAM SW_TST.S 
; This program will control the switch (dynamic mode) 
; and check for any switching errors 
; A random table will be downloaded to the data source first 
; Also a random table will be downloaded to form a TSAT table with starting 
; address OlOOOH • 
.define 
. processor m68000 
TERMC OC0080h, ;TERMINAL STATUS REGISTER 
TERMD OC0082h, ;TERMINAL DATA REGISTER 
HOSTC OC0041h, ;DATA STATUS REGISTER 
HOSTD OC0043h, ;DATA DATA REGISTER 
OUTCH 081E24h, 
INCH 081FBOh, 
OUTSTR 081Cl4h, 
; define parallel port addresses 
PGCR OEOOOl H, 
PADDR OEOOOSH, 
PBDDR OE0007H, 
PCDDR OE0009H, 
PACR OEOOODH, 
PBCR OEOOOFH, 
PADR OEOOUH, ;UPPER BYTE 
PBDR OE0013H, ;LOWER BYTE 
PCDR OE0019H, 
PSRR OE0003H, 
TCR OE0021 H, 
PSR OEOOlBH, 
TSAT ad OOlOOOH, ;start of TSAT table 
TSAT:J,ur = 001500H, 
SINK_ad = 0160001H, 
D.S_ad = OlOOOOOH, 
SIM_ad 027600H, 
ER.LOC_ad = 040000H, 
EX.DAT_ad = 030000H, 
PR.DAT_ad = 037600H, 
S.DM_ad = 020000H, 
buf_ad 060000H, 
;data sink start address 
;start addr. of data source 
;start addr. of simuation data 
;start addr. of storing err. loc. 
;start addr. of expected data 
;start addr. of pract. data 
fr_size = 30000, ;size of one frame 
bk_size = 125, 
d.s_size = 04000H, 
TSAT_size = 240, 
no_block = 20, 
WR_TSl 11110111B, 
WR_TS2 11101111B, 
.even 
.macro ptrstr ; print out a string on the terminal; 
move.l #?1, aS 
move.l #?2, a6 
jsr OUTSTR 
.endm 
.macro ptrbyte ; print out one byte 
lea TERMC, aO 
move.b ?1, d4 
move.b d4, dO 
lsr.b #4, dO 
andi.b #Ofh, dO 
jsr ascicnvrt 
jsr OUTCH 
move.b d4, dO 
andi.b #Ofh, dO 
-------------------------------------------------- - --- -
jsr 
jsr 
.endm 
ascicnvrt 
OUTCH 
.macro ptrword 
move.w ?1, d2 
move. w d2, d5 
lsr.l #8, d5 
ptrbyte d5 
move. w d2, d5 
ptrbyte d5 
.endm 
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; print out one word 
.macro ptrreg ; print out the content of certain register 
move.l ?1, d2 
move.l d2, d5 
.repeat 4 
andi.l #OI:fOOOOOOh, d5 
lsr.l #8, d5 
lsr.l #8, d5 
lsr.l #8, d5 
ptrbyte d5 
lsl.l #8, d2 
move.l d2, d5 
.endr 
.endm 
.even 
jmp start 
.even 
strl: • text '\r\nS = start testing" 
strl_e: 
strl_e: 
.text '\r\nP =print errors" 
.text '\r\nG =gen. seq. patterns for data source" 
.text '\r\nl =gen. TSAT which supplies seq. addr.to switch" 
• text '\r\nC = block memory move" 
.text '\r\nH =read data mem. to data sink mem." 
.text '\r\nT =back to monitor" 
.text '\r\nl =gen. test pattern (AA55) for data source" 
.text '\r\n2 =gen. test pattern (55AA) for data source" 
.text '\r\n3 =gen. test pattern (5555) for data source" 
.text '\r\n4 =gen. test pattern (AAAA) for data source" 
.text '\r\n5 =gen. test pattern (0000) for data source" 
.text '\r\n6 =gen. test pattern (1111) for data source" 
.text '\r\n???" 
str2: .text '\r\nerr.addr.= 16" 
str2_e: 
str3: • text" ch.no.= " 
str3_e: 
str4: .text" exp.output=" 
str4_e: 
str5: .text" pract.output=" 
str5_e: 
str6: .text '\r\nmore" 
str6_e: 
str7: .text '\r\nthe error frame is" 
str7_e: 
str8: .text '\r\nnumber of frames tested successfully (in hex.)=" 
str8_e: 
str9: • text "fr no. " 
str9_e: 
strlO: .text '\r\ntype in no. of frames to be tested (max. 8 hex digits)" 
strlO_e: 
strll: .text '\r\n" 
strll e: 
ｳｴｲＱＲｾ＠ .text '\r\nFrom (in hex.)=" 
str12 e: 
ｳｴｲＱＳｾ＠ .text '\r\nTo (in hex.)=" 
str13_e: 
TSAT_stat: .byteO 
.even 
TSAT_tmp: .word 0 (12) 
TSAT.tab_pt: .word 0 
.even 
d.s__pt: 
s.dm_pt: 
sim.ad_pt: 
no_tstfr: 
ch_ctr: 
block_ctr: 
bk.sz_ctr: 
pr_ctr: 
.double 0 
.double 0 
.double 0 
.double 0 
.byte 0 
.byte 0 
.byte 0 
.byte 0 
.even 
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; 
START: ; ask for command 
··········-············-··--····-··-··················· ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, 
ptrstr strl, strl_c 
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linger: move.b TERMC,dO ;CHECK TERMINAL STATUS 
lsr.b #Olh,dO 
bee linger ;WAIT IF NO CHR. HAS BEEN SENT 
lea TERMC,aO 
move.b TERMD,dO 
jsr OUTCH 
;IF 'T' JUMP TO FINSIH 
move.b TERMD,dl 
cmpi.b #'T', dl 
beq finish 
;IF 'S' START TESTING 
cmpi.b #'S', dl 
beq st_test 
;IF 'G' GENERATE SEQ. TEST PATTERN 
cmpi.b #'G', dl 
beq gen__pat 
; IF 'I' JUMP TO GEN_TSAT 
cmpi.b #'I', dl 
beq gen_tsat 
; IF 'C' JUMP TO COPY 
cmpi.b #'C', dl 
beq copy 
; IF 'H' JUMP TO READ DATA MEMORY 
cmpi.b #'H', dl 
beq r_d.m 
; IF '1' JUMP TO GEN. TEST PATTERN 1 
cmpi.b #'1', dl 
beq testl__pat 
; IF '2' JUMP TO GEN. TEST PATTERN 2 
cmpi.b #'2', d1 
beq test2_pat 
; IF '3' JUMP TO GEN. TEST PATTERN 3 
cmpi.b #'3', d1 
beq test3_pat 
; IF '4' JUMP TO GEN. TEST PATTERN 4 
cmpi.b #'4', d1 
beq test4_pat 
; IF '5' JUMP TO GEN. TEST PATTERN 5 
cmpi.b #'5', d1 
beq test5_pat 
; IF '6' JUMP TO GEN. TEST PATTERN 6 
cmpi.b #'6', dl 
beq test6_pat 
jmp start 
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; 
ST_TEST: ;start performing test 
··········-···································· 
,,,,,,,,,,,,,,,,,,,,,,,,,,, 
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jsr clr_d.m ;clear the simulated data memory 
jsr sw_init 
move.b #wr_ts1, PCDR 
move.b #OFFH,PCDR 
jsr wr_tsat ;set up the TSAT 1 
clr.l d6 ;count no. of frame of operation 
move.b #wr_ts2, tsat_stat 
clr.b pr_ctr ;temperary counter for no. of frame of operation 
ptrstr strll, strll_e 
sw_loop: 
addi.l #1, d6 
jsr update_TSAT 
jsr sw_init 
move.b TSAT_stat, PCDR 
move.b #llllllllB, PCDR 
cmpi.b #OffH, pr_ctr 
bne sw_lpl 
clr.b pr_ctr 
ptrstr strll, strll_e 
ptrstr str9, str9_e 
ptrreg d6 
jmp sw_lp2 
sw _lp1: addi.b #1, pr_ctr 
sw _lp2: jsr st_sw 
jsr sim 
jsr ck_err 
jmp sw_loop 
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; 
; perform the switching operation 
··········-························· ... ················ 
,,,,,, ,,,,, ,,,,,,,,, ,, , ,,,,, ,, ' 
st_sw: move.w 0900000H, dl ;start switching operation 
jsr wr_TSAT ;write TSATl 
move.b #11111011B, PCDR ;set STOP signal 
move.b #llllllllB, PCDR 
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test: ; check for ONEFR signal on H1 
move. b PSR,d2 
andi.b #010H, d2 
beq test 
rts 
···-·····-······················-·············· 
,,,,,,,,"''"''''"''"''"''''''"""""'"' 
update_tsat: 
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; 
; The TSAT is first transferred to a buffer and will be used during simulation 
move.l #TSAT_ad, aO 
move.l #TSAT_buf, a1 
move.l #(TSAT_size- 1), dl 
upda_lpl: 
move.w (aO)+, (al)+ 
dbf d1,upda_lpl 
rts 
; The TSAT table is updated by just shifting the table by one location 
move.l #TSAT_ad, aO 
move.l #(TSAT_ad + 2), a1 
move.w (aO), d1 
move.l #(TSAT_size- 2), d2 
upda_lp2: 
move. w (a1)+, (aO)+ 
dbf d2,upda __ lp2 
move.w d1, (aO) 
rts 
·-·······-····-··-············-······--········ ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, 
; check for any switching errors 
·-·······-········-····-····-·················-·· 
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, 
ck_err: ; check any error after one frame of operation 
move.w #fr_size, d1 ;compare 30kbytes of data 
move.l #sink __ ad, aO ; addr of data sink 
move.l #sim_ad, al ; addr of expected data 
move.l #er.loc_ad, a2 ; start addr of storing err.loc. 
move.l #ex.dat_ad, a3 ; start addr of expected one 
move.l #pr.dat_ad, a4 ; start addr of practical one 
move.w #0, d2 
s __ comp: move.b (aO), d3 
cmp.b (a1), d3 
beq s_equal 
;check any error 
s_noteq: move.w aO, (a2)+ ;store addr. of error toe. 
move.b (aO), (a4)+ ;store the correct data 
move.b (al), (a3)+ ;store the incorrect data 
s_equal: adda.l #2, aO 
adda.l #1, a1 
addi.w #1, d2 
cmp.w d1, d2 
bnes_comp 
move.l a2, d3 
cmpi.l #er.loc_ad, d3 
beq ckerr_end ;continue if no error 
ptrstr str7, str7_e 
ptrreg d6 
jsr pr __ errl ;go to print the error listings 
ckerr_end: rts 
-------------------------------------------------------------- ---
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··········-······································· ,,,,,,,,,,,,,,,,,,,,J,,,,,,,,, 
;routine used to initialise the parallel port 
................................................... ,,,,,,,,,,,,,,,,,,,,,,,,,,,, 
sw_init: 
reset 
; initialise the parallel port 
move.b #OlOOllllB, PGCR 
move.b #OOlOOOOOB, PACR ;H2 IS NEGATED,i.e. ENABLE TSAT 
move.b #OllllOOOB,PBCR 
move.b #llllllllB, PADDR 
move.b #llllllllB, PBDDR 
move.b #llllllllB, PCDDR 
move.b #OOOOOOOOB,PSRR 
move.b #OOOOOOOOB, TCR 
move.b #OlllOlllB, PGCR 
move.b #llllllllB, PCDR ;set port C to all '1' 
rts 
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; 
;routine used to write data into the TSAT which is in the C.M. module 
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; 
wr_TSAT: 
move.b #lllllllOB, PCDR ;clr addr gen. 
move.b #llllllllB, PCDR 
move.b #OOlOOOOOB, PACR ;enable TSAT, negate H2 
move. w #0, dl 
lea TSAT_ad, a2 
lea PADR, al 
wr: ;send data to the TSAT 
toggle: 
move. w (a2)+, d2 
movep. w d2, O(al) 
addi.w #01, dl 
cmpi. w #240, dl 
bne wr 
move.b #OOlOlOOOB, PACR ; disable the TSAT 
move.b #11111101B, PCDR ; toggle TSAT 
move.b #llllllllB, PCDR 
cmpi.b #llllOlllB, TSAT_stat 
bne toggle 
move.b #11101111B, TSAT_stat 
rts 
move.b #llllOlllB, TSAT_stat 
rts 
··········-···················· .. -·····················-···· 
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, 
;routine used to convert data stored in DO into one ascii char 
............................................................... ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, 
ascicnvrt: ;convert 4-bits data into one ascii char 
add4: 
add3: 
btst #3,d0 
beq add3 
btst #2,d0 
bne add4 
btst #l,dO 
beq add3 
addi.b #007h,d0 
addi. b #030h,d0 
rts 
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; 
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PR_ERR: ;print error listings 
··········-············································· 
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, 
move. w #OfOfOh, d6 ; a flag indicating print all errors 
pr_errl: move.l #er.loc_ad, al 
move.l #ex.dat_ad, a3 
move.l #pr.dat_ad, a4 
elist_l: move.w #O,d7 
elist 2: cmp.l al,a2 ;a2 will be = er.loc_ad if no errors 
beq e_end2 
ptrstr str2, str2_e 
ptrword (al) 
move.l #O,d3 
move.w (al)+,d3 
subi. w #l,d3 
divu #2,d3 
divu #l2,d3 
lsr.l #8,d3 
lsr.l #8,d3 
ptrstr str3, str3_e 
ptrword d3 
ptrstr str4, str4_e 
ptrbyte (a3)+ 
ptrstr str5, str5_e 
ptrbyte (a4)+ 
addi.w #l,d7 
cmpi. w #20, d7 ;stop after printing 20 lines 
bne elist_2 
cmpi.w #OfOfOh, d6 
bne e_endl 
ptrstr str6, str6_e 
e_stop: ; check for continuing printing command 
move.b TERMC,dO 
e_endl: 
e_end2: 
lsr.b #l,dO 
bee e_stop 
move.b TERMD,dl 
cmpi.b #' ', dl ; look for space char. 
beq elist_l 
cmpi.b #'Q', dl ;if 'Q' then quit the printing 
beq e_end2 
jmp e_stop 
rts 
jmp start 
··········-······-···· .. ······-······-·········-············· ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,.,,,,,, 
; generate seq. table for data soun:e 
··········-················-···································· ［ｾｾ｟Ｚ［［ｴ［ＢＢＧ［［ｾ［Ｚﾷ［［ｾＺＧＨｯｯＺｴｦＧＩＧｴｾ［Ｂ［［ｾｾｾｲｮ＠ to data soun:e 
t5_1pl: 
move.w #0, d2 
move.l #d.s_ad, al 
move.l #(d.s_size - 1), dl 
move. w d2, (al)+ 
addi.b #1, d2 
dbf dl, t5_lpl 
;gen. simulated switching outputs, assuming seq. C.M. 
move.l #sim_ad, al 
move.l #er.loc_ad, dl 
move.b #0, d2 
t5_lp2: 
move.b d2, (al)+ 
addi.b #1, d2 
cmpa.l d1, a1 
bne t5_1p2 
jmp start 
··········-·····································-··················-·· 
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, 
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;generate the TSAT which can give seq. addr. from the connection memory 
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; 
gen_TSAT: clr.l dl 
move.w #OfOfOh, d7 
g_tsat: lea TSAT_ad, al 
clr.l d2 ;0-20 ctr 
; a ftag 
o_loop: 
inner: 
clr.l d3 ;0-12 ctr 
move.w dl, (al)+ 
addi.w #1, d1 
addi.w #1, d3 
cmpi. w #12, d3 
bne inner 
addi.w #1488, dl 
addi. w #1, d2 
cmpi. w #20, d2 
bne o_loop 
cmpi.w #OfOfOh, d7 
beq gen_e 
rts 
gen_e: jmp start 
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; 
;start addr of TSAT table 
FINISH: ;jump back to the monitor 
··········-··········--··················-········ ,,,, ,,, ,,,,,, ,, ",,,,,,,,,,,", 
trap #14 
··········-······-··············-··-·······-' '""'"'" ,,,,,,,,,", ,,,,,, ,, , 
;routine used to simulate the switching operation 
··········-··············-····--··-········· ,,,,,,,,,,,,,,,,,,,.,,,,,,,,, 
sim: 
wr_l: 
clr.b ch_ctr 
clr.b block_ctr 
clr.b bk.sz_ctr 
move.w #TSAT_buf, TSAT.tab_pt 
move.l #(d.s_ad + 1), d.s_pt 
move.l #s.dm_ad, s.dm_pt 
move.l #sim_ad, sim.ad_pt 
jsr ftll_TSAT. tmp 
wr_2: move.! #s.dm_ad, al 
wr_J: 
move.l #TSAT_tmp, a2 
move.b #0, ch_ctr 
move.l d.s_pt, a3 
move.l s.dm_pt, a4 
move.b (a3), (a4) 
addi.l #2, d.s_pt 
cmpi.l #(d.s_size • 2 + d.s_ad + 1), d.s_pt 
bne wr cont 
move.l #<d.s_ad + 1), d.s_pt 
wr_cont: addi.l #1, s.dm_pt 
rd: move.w (a2), d1 
move.l sim.ad_pt, aS 
move.b O(a1, dl), (aS) 
addi.l #1, sim.ad_pt 
addi.w #12, (a2)+ 
addi.b #1, ch_ctr 
cmpi.b #12, ch_ctr 
bne wr_3 
addi.b #1, bk.sz_ctr 
cmpi.b #bk_size, bk.sz_ctr 
bne wr_2 
clr.b bk.sz_ctr 
addi.b #1, block_ctr 
cmpi.b #no_block, block_ctr 
beq sim_end 
jmp wr_1 
sim_end: rts 
·-·······-·········································· 
,,,,..,,,,,,,,,,,,,,,,,,,,,,,,,, 
;routine used to clear the simulated data memory 
···-····· .. ····························-············ ,,,,,,,,,,,, "" "" ,,,,,,,,,,,.,,
clr_d.m: ;clear the simulated data memory 
move.l #(fr_size - 1), d1 
move.! #s.dm_ad, a1 
clr_lp1: 
clr.b (al)+ 
dbf dl, clr_lp1 
;move the data source content to the buffer 
move.l #(d.s_ad + 1), al 
clr_lp2: 
lp3: 
move.l #buf ad, a2 
move.l #(d.s:size - 1), dl 
move.b (al)+, (a2)+ 
adda.l #1, a1 
dbf dl, clr_lp2 
;set all 'o' to the data source 
move.l #(d.s_size- 1), dl 
move.l #d.s_ad, a1 
clr.w (al)+ 
dbf d1, lp3 
;clear the data memory 
jsr sw_init 
move.b #wr_tsl, PCDR 
move.b #OffH, PCDR 
jsr st_sw 
;move data in buffer back to the data source 
move.l #(d.s_ad + 1), a1 
move.! #buf_ad, a2 
move.l #(d.s_size- 1), dl 
loop4: move.b (a2)+, (a1)+ 
adda.l #1, al 
dbf dl, loop4 
rts 
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; 
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;routine used to read 12 data from TSAT and store in TSAT_tmp 
; which is used during the simulation 
.................. -··-········-···················-················ ,,,,, ,,,,,,,,,,.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
ftll_TSAT.tmp: 
move.l #(12 -0, dl 
move.l #0, a2 
move.l #TSAT_tmp, al 
move.w TSAT.tab_pt, a2 
fi_lp: move.w (a2)+, (al)+ 
dbf dl, fi_lp 
move.w a2, TSAT.tab_pt 
rts 
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; 
; routine used to read data from keyboard 
··········-··················································· ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, 
rd_data: ptrstr strlO, strlO_e 
jsr rev 
rev: 
move.l d4, no_tstfr 
rts 
move.l #O,d4 
rev _lp: jsr rd_keybd 
bcs rev_end 
lsl.l #04h,d4 
add.b dO, d4 
jmp rev_lp 
rev _end: rts 
rd_keybd: jsr INCH 
jsr OUTCH 
; compare with CR cmpi.b #OODH, dO 
beq rd_fin 
move.b dO,d2 
and.l #OFh,dO 
lsr.b #4,d2 
;make copy in d2 
;mask dO 
and.l #0Fh,d2 
eori. b #03h,d2 
beq cont 
addi.b #9h,d0 
;compare with '3' 
cont: rts 
rd_fin: move.b #01, d6 
lsr.b #1, d6 ;set carry 
rts 
··········-····························---·············-· ,,,,,,,,,.,,,,,,"'""''''"""'""""""""' 
COPY: ;block memory move (30K words) 
·······-·-··················································· 
'""''"'n""""""""""''""''"''"'"""""""" 
loop: 
ptrstr str12, str12_e 
jsr rev 
move.l d4,al 
ptrstr str13, str13_e 
jsr rev 
move.l d4,a2 
move.l #O,dO 
move.l #fr_size, dl 
move.w (al)+,(a2)+ 
add.l #l,dO 
cmp.l dO,dl 
bne loop 
jmp start 
- 447-
··········-······························-······················ 
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, 
; generate test patterns for data source 
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; 
testl_pat: move.w #Oaah,d2 
move. w #055h,d3 
jmp test_pat 
test2_pat: move.w #055h,d2 
move. w #Oaah,d3 
jmp test_pat 
test3_pat: move.w #055h,d2 
move. w #055h,d3 
jmp test_pat 
test4_pat: move.w #Oaah,d2 
move. w #Oaah,d3 
jmp test_pat 
testS_pat: move.w #OOh, d2 
move. w #OOh, d3 
jmp test_pat 
test6_pat: move.w #01fh, d2 
move. w #01fh, d3 
test__pat: move.l #OlOOOOOh,al 
move.l #0108000h,dl 
tl_loop: move.w d2,(al)+ 
move.w d3,(al)+ 
cmpa.l dl,al 
bne tl_loop 
move.l #sim_ad, al 
move.l #40000h,dl 
t2_1oop: move.b d2,(al)+ 
move.b d3,(a1)+ 
cmpa.l dl ,al 
bne t2_loop 
jmp start 
................ -........................................... _ ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, 
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R_D.M.: ;read data memory content into the data sink 
··········--··················-···············-············ , "" ,,, , ,, """ .. ,, ,,,,,,," ,, , ,,,,, ,,, ",
; set seq. C.M. addr. (from 1 onwards) 
move.w #1, dl 
jsr g_tsat 
jsr sw_init 
move.b #11110111B, PCDR ;write TSATl 
move.b #11111111B, PCDR 
jsr wr_TSAT 
jsr sw_init 
move.b #11101111, PCDR ;read TSATl or write TSAT2 
move.b #11111111, PCDR 
move.w 0900000H, dl ; start switching 
move.b #lllllOllB, PCDRg ; set STOP signal 
move.b #llllllllB, PCDR 
jmp start 
.end ; program end 
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I* PROGRAM ALLOC.C *I 
I* THIS PROGRAM WILL IMPLEMENT THE ALLOCATION ALGORITHM FOR THE POC MODEL *I 
#define 
#define 
#define 
#define 
#define 
#define 
#define 
#define 
#define 
#define 
#define 
#define 
#define 
#define 
#define 
#define 
d_maxbeam 12 I* default value for max. no. of beams *I 
d_maxslot 20 I* default value for max. no. of time slots*/ 
pack_sw 0 
cct_sw 1 
cct_est 1 
cct_end 0 
nullptr 0 
d_rqtab_sz 10 /* default size of request table *I 
d_req_pro 10 I* default no. of requests in the request table *I 
yes 1 
no 0 
ret 0 
forward 1 
d__slot_sz 125 
sink_ad Oxl60001 I* start address of data sink memory*/ 
src_ad OxlOOOOl/* start address of data source memory*/ 
struct st { I* data structure of uplink alloc. table *I 
unsigned uplk : 4; 
unsigned txstat : 4; 
unsigned dnlk : 4; 
unsigned rxstat : 4; 
unsigned type : 2; 
unsigned cctstatus : 2; 
unsigned detail : 4; 
struct st *next; 
}; 
struct dst { I* data structure of downlink alloc. table *I 
unsigned wh_uplk :4; 
unsigned is_empty :4; 
char wh_upts; 
}; 
typedef struct st slot; 
typedef struct dst dslot; 
slot upalloc[d_maxbeam][d_maxslot] = 0; 
slot preqtab[d_maxbeam][d_maxslot] = 0; 
dslot dnalloc[d_maxbeam][2 • d_maxslot] = 0; 
slot reqtab[d_rqtab_sz] = 0; 
slot *upptr[d_maxbeam] = 0, *uphdptr[d_maxbeam] = 0, *upendptr[d_maxbeam]= 0; 
slot *prqptr[d_maxbeam]= 0, *prqhdptr[d_maxbeam]= 0, *prqendptr[d_maxbeam]=O; 
slot *rqptr = 0; 
short up_ctr[d_maxbeam] = 0, dn_ctr[d_maxbeam] = 0, preq_ctr[d_maxbeam] = 0; 
short dn_col[d_maxbeam] = 0; 
char offset = 0; 
unsigned short tsat[d_maxslot][d_maxbeam] = 0; 
unsigned short lkup_tab[d_maxslot][d_maxbeam] = 0; 
char maxbeam = 0, maxslot = 0, rqtab_sz = 0, req_pro = 0, slot_sz = 0; 
short ckconstrO; 
char in_paraO; 
main() 
{ 
char *s1; 
int choice; 
sl = ''\n\rl: old testing 2: testing with requests 3: quit\r\n"; 
init_paraO; 
while (1) 
{ 
} 
pu tstring(sl ); 
switch ((choice= getintegei())) 
{ 
case 1: sw _start(); break; 
case 2: alloc_menuO; break; 
case 3: _exit(); 
default: break; 
} I* end of main() • I 
alloc menu() { -
char *s1, •s2, *s3, *s4, •ss; 
int sel; 
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s1 = "1: 1/P req 2: pr req tab 3: pr upalloc tab 4: pr Preq tab\r\n"; 
s2 = "5: pr dnalloc tab 6; .pr tsat 7: pr lookup tab 8: tidy alloc\r\n"; 
s3 = "9: up_alloc 10: dn_alloc 11: init_para 12: ch_para \r\n"; 
s4 = "13: start switching 14: continue the switching \r\n"; 
sS = "15: pr_sink 16: set test text 17: quit\r\n"; 
s6 = "selection ?? "; 
init_paraO; 
while (1) 
{ 
putstring(s1); 
putstring(s2); 
putstring(s3); 
putstring(s4); 
putstring(sS); 
putstring(s6); 
switch ( (sel = getinteger())) 
{ 
case 1: in_req(); break; 
case 2: pr_reqtabO; break; 
case 3: pr_tab(uphdptr, upendptr, upptr); break; 
case 4: pr_tab(prqhdptr, prqendptr, prqptr); break; 
case 5: pr_dntabO; break; 
case 6: pr_t(tsat); break; 
case 7: pr_t(lkup_tab); break; 
case 8: tidy _alloc(); break; 
case 9: up_allocO; break; 
case 10: dn_allocO; break; 
case 11: init_paraO; break; 
case 12: ch_paraO; break; 
case 13: s_testO; break; 
case 14: con test(); break; 
case 15: ｰｲｾｮｫｏ［＠ break; 
case 16: setsrc(); break; 
case 17: return(O); 
default : break; 
}I* end of switch •t 
} 1• end of while • I 
} /*end of alloc_menuO •1 
init_paraO /* initialise the tables, counters •1 
{ 
maxbeam = d_maxbeam; 
maxslot = d_maxslot; 
rqtab_sz = d_rqtab_sz; 
req__pro =d __ req__pro; 
slot __ sz = d_slot_sz; 
init_tab(upalloc, uphdptr, upendptr, upptr); 
init_tab(preqtab, prqhdptr, prqendptr, prqptr); 
init __ dntab(); 
init_ctr( up_ctr, max beam); 
init_ctr(dn_ctr, maxbeam); 
init_ctr(preq_ctr, maxbeam); 
init_lkup(); 
lnk_reqtab(); 
} /*end of init_para() */ 
init_ctt(buf, sz) 
short buf[], sz; 
{ 
short i; 
for (i = 0; i < sz; i++) 
buf[i] = 0; 
in it_ tab( tab, head, end, p) 
slot tab[d __ maxbeam][d_maxslot], *head[], *end[], •p[]; 
{ 
register int i,j; 
for (i = 0; i < maxbeam; i++ ) 
{ 
} 
head[i] = &tab[i][O]; 
p[i] = nullptr; 
for ( j = 0; j < maxslot ; j++ ) 
{ 
if ( j != (maxslot - 1) ) 
tab[i][j].next = &tab[i][j + 1]; 
else 
{ 
} 
end[i] = &tab[i][j]; 
tab[i][j].next = 0; 
tab[i][j].uplk = 0; 
tab[i][j].txstat = 0; 
tab[i][j].dnlk = 0; 
tab[i][j].rxstat = 0; 
tab[i][j].type = 0; 
tab[i][j].cctstatus = 0; 
tab[i][j].detail = 0; 
} /*end of init_tab() */ 
init_lkup() /* initialise the look up table*/ 
{ 
short i, j; 
int m, n; 
m = maxbeam • slot sz; 
for ( i = 0; i < maxSiot; i++) 
{ 
j = 0; 
n = i • m + j; 
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} 
while ( j I= maxbeam) 
{ 
lkup_tab[i][j] = n; 
j++; 
n++; 
} /* end of init_lkup() *I 
init dntab() { -
short i, j; 
offset= 0; 
for ( i = 0; i < maxbeam; i++) 
{ 
dn_col[i] = 0; 
for ( j = 0; j < (2 * maxslot); j++) 
dnalloc[i][j].is_empty = yes; 
} /* end of init_dntab() */ 
lnk_reqtab() 
{ 
register int i; 
rqptr = reqtab; 
for (i = 0; i < (rqtab_sz - 1) ; i++ ) 
{ 
reqtab[i].next = &reqtab[i + 1]; 
} 
reqtab[rqtab_sz - 1].next = reqtab; 
tidy _alloc() /* tidy up the uplink allocation table*/ 
{ 
register int i, j; 
slot •tmpptr, *tptr, *prevptr; 
register char endfl.ag; 
for ( i = 0; i < maxbeam; i++) 
{ 
tmpptr = uphdptr[i]; 
prevptr = uphdptr[i]; 
endftag = 0; 
if (upptr[i] I= nullptr) 
{ /* if the list is not empty*/ 
while ( endftag == 0) 
{ 
tptr = tmpptr; 
tmpptr = tmpptr-> next; 
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if ( tptr = upendptr[i] II tptr == upptr[i] ) endtlag = 1; 
if (tptr-> type== pack_sw) 
{/*delete slot from list *I 
if (upptr[i] == uphdptr[i]) upptr[i] = nullptr; 
else 
if ( tptr == upptr[i]) upptr[i] = prevptr; 
else 
{ 
if (uphdptr[i] == tptr) 
uphdptr[i] = tmpptr; 
prevptr = tmpptr; 
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else prevptr-> next = tptr- >next; 
upendptr[i]-> next= tptr; 
upendptr[i] = upendptr[i]-> next; 
up_ctr[i]--; 
dn_ctr[ tptr- > dnlk]--; 
else 
{ /* if it is a circuit, keep it in the list • I 
if (tptr- > cctstatus == cct_est) 
if (uphdptr[i] I= tptr) prevptr = prevptr-> next; 
} 1• end of cct switching *I 
} I* end of while *I 
} I* end of if *I 
} I* end of for *I 
} I* end of tidy_allocO *I 
up_allocO I* perform uplink timeslot assignment *I 
{ 
short i, m, ck; 
get_preq(); I* get the pending requests and try to assign slot *I 
for ( i = 0; i < req_pro ; i++) 
{ 
if (rqptr-> type== cct_sw && rqptr->cctstatus == cct_end) 
endcctO; I* delete the cct from list *I 
else 
if ((ck = ckconstr(rqptr)) > 0 ) 
if (rqptr- > type = cct_sw) 
{ 
ass_cct(forward, rqptr); 
ass_cct(ret, rqptr); 
else 
I* consider packing switching *I 
if ( (m = (rqptr- >detail - ck)) > 0) 
{ 
rqptr- > detail = ck; 
ass _pack.(rqptr); 
put_preq(m); 
rqptr- > detail = rqptr- > detail + m; 
else 
{ 
ass _pack.(rqptr ); 
else 
{ 
if (rqptr-> type I= pack_sw II rqptr- > detail!= 0) 
pu t_preq (rqptr-> detail); 
rqptr = rqptr- > next; 
} I* end of for *I 
} 1• end of up_alloc() */ 
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get_preqO I* read in the requests in the pending request queue *I 
{ 
short i, fin, ck, j; 
slot *tptr, *prevptr; 
for ( i = 0; i < maxbeam; i++) 
{ 
fin = 0; I* finish ftag • I 
if ( preq_ctr[i] != 0 && (maxslot- up_ctr[i]) > 0) 
{I* if there are pending requests and available slots *I 
tptr = prqhdptr[i]; 
prevptr = prqhdptr[i]; _ . 
while (fin== 0 && (maxslot- up_ctr[i]) > 0) 
{ 
if ( tptr == prqptr[i]) fin= 1; 
if ( (ck = ckconstr( tptr)) > 0 ) 
{ 
if (tptr-> type= cct_sw) 
{ 
I* circuit switching *I 
ass_oct(forward, tptr); 
ass_oct(ret, tptr); 
I* delete it from 1able *I 
if (prqptr[i] == prqhdptr[i]) 
prqptr[i] = nullptr; 
else 
if ( tptr == prqptr[i]) prqptr[i] = prevptr; 
else 
{ 
if (prqhdptr[i] == tptr) 
{ 
prqhdptr[i] = tptr-> next; 
prevptr = tptr- > next; 
else prevptr- > next = tptr- > next; 
prqendptr[i]-> next= tptr; 
prqendptr[i] = prqendptr[i]- > next; 
tptr = tptr- > nert; 
preq_ctr[i]--; 
} I* end of circui1 switching • I 
else 
{I* consider packing switching *I 
if ((j = ( tptr- > detail - ck)) > 0) 
{ I* not enough • I 
tptr-> detail = ck; 
ass __pack( tptr); 
tptr- > detail = j; 
if ( tptr I= prqhdptr[i]) prevptr = tptr; 
tptr = tptr- >next; 
else 
{ I* enough • I 
ass _pack( tptr); 
I* delete it from table *I 
if (prqptr[i] == prqhdptr[i]) 
prqptr[i] = nullptr; 
else 
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if ( tptr == prqptr[i]) 
prqptr[i} = prevptr; 
else 
{ 
if (prqhd ptr[i] = tptr) 
{ 
prqhdptr[i] = tptr-> next; 
prevptr = tptr- > next; 
else prevptr->next = tptr- > next; 
prqendptr[i]- >next = tptr; 
prqendptr[i] = prqendptr[i]- >next; 
tptr = tptr- > next; 
preq_ctr[i]-; 
} /* end of enough */ 
} /* end of packet switching */ 
} /* end of if *I 
else 
{/*no available slot*/ 
if ( tptr != prqhdptr[i] ) prevptr = tptr; 
tptr = tptr- > next; 
} /* end of while */ 
} /* end of if */ 
} /*end of for*/ 
} /*end of get_preq() */ 
short ckconstr(pt) /* check the scheduling constraints */ 
slot *pt; 
{ 
short r, st; 
register short u, d, u_avail, d_avail; 
r =0; 
if (pt-> type= cct_sw) st = 1; 
else st = pt- > detail; 
u = pt-> uplk; 
d = pt- > dnlk; 
u_avail = maxslot - up_ctr[u]; 
d_avail = maxslot - dn_ctr[d]; 
if (u avail > 0 && d avail > 0) 
if (pt->type = cct:=._sw) 
{ 
else 
I* need to consider return path*/ 
u_avail = maxslot - up_ctr[d]; 
d_avail = maxslot- dn_ctr[u]; 
if (u_avail > = 1 && d_avail > = 1) r = 1; 
{ /* consider packing switching • I 
u = u_avail- st; 
d = d_avail- st; 
if (u >= 0 && d >= 0) r = st; 
------------------ ----------------
else 
{ 
} 
if (u_avail < d_avail) u = u_avail; 
else u = d_avail; 
r=u; 
} 1• end of packing switching • I 
return(r); 
} 1• end of ckoonstrO • I 
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put_preq(st) I* put the unassigned requests into the pending request queue *I 
short st; 
{ 
register short u; 
u = rqptr-> uplk; 
if (prqptr[u] f= prqendptr[u]) 
{ 
} 
if (prqptr[u] = nullptr) prqptr[u] = prqhdptr[u]; 
else prqptr[ u] = prqptr[ u]- > next; 
prqptr[u]-> uplk = rqptr-> uplk; 
prqptr[u]-> txstat = rqptr->txstat; 
prqptr[u]-> dnlk = rqptr-> dnlk; 
prqptr[u]-> rxstat = rqptr-> rxstat; 
prqptr[u]->type = rqptr->type; 
prqptr[u]-> cctstatus = rqptr-> cctstatus; 
prqptr[u]->detail = st; 
preq_ctr[ u]++; 
} I* end of put_Jreq() *I 
ass_cct(path, pt) I* assign uplink time slot for circuit switching *I 
char path; 
slot *pt; 
{ 
register short d, u; 
slot •tptrl, *tptr2; 
if (path== ret) 
{ 
} 
u = pt-> dnlk; 
d = pt- > uplk; 
if (upptr[u] = nullptr) tptrl = uphdptr[u]; 
else tptrl = upptr[u]-> next; 
tptrl-> uplk = pt-> dnlk; 
tptrl- > txstat = pt-> rxsta t; 
tptrl->dnlk = pt->uplk; 
tptrl-> rxstat = pt-> txstat; 
else 
{ 
u = pt-> uplk; 
d = pt- > dnlk; 
if (upptr[u] == nullptr) tptrl = uphdptr[u]; 
else tptrl = upptr[u]->next; 
tptrl-> uplk = pt-> uplk; 
tptrl-> txstat = pt-> txstat; 
tptrl- > dnlk = pt- > dnlk; 
tptrl- > rxstat = pt- > rxstat; 
tptrl- > type = pt- > type; 
tptrl->cctstatus = pt->cctstatus; 
tptrl-> detail= pt-> detail; 
if (upptr[u] == nullptr) upptr[u] = tptrl; 
else 
{ 
tptr2 = uphdptr[u]; 
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while (tptr2-> txstat I= tptrl-> txstat && tptr2 != upptr[u]) 
tptr2 = tptr2- > next; 
} 
while(tptr2-> next-> txstat == tptr2-> txstat && tptr2 f= upptr[u]) 
tptr2 = tptr2-> next; 
if (tptr2 == upptr[u]) upptr[u] = upptr[u]->next; 
else 
{ 
if (upptr[u]->next I= upendptr[u]) 
upptr[u]->next = tptrl->next; 
else 
upendptr[u] = upptr[u]; 
tptrl-> next = tptr2- > next; 
tptr2-> next = tptrl; 
up_ctr[u]++; 
dn_ctr(d]++; 
} /* end of ass_cctO */ 
ass_pack(pt) /*assign uplink time slots for packet switching*/ 
slot *pt; 
{ 
register short u, d, i; 
slot *tptrl, *tptr2, *tptr3; 
u = pt-> uplk; 
d = pt-> dnlk; 
tptr2 = uphdptr[u]; 
if (upptr[u] == nullptr) 
{ 
tptrl = uphdptr[u]; 
tptr3 = uphdptr[u]; 
else 
{ 
} 
tptrl = upptr[u]->next; 
tptr3 = upptr[u]-> next; 
while (tptr2-> txstat I= pt-> txstat && tptr2 I= upptr[u]) 
tptr2 = tptr2- > next; 
while(tptr2-> next-> txstat == tptr2-> txstat && tptr2 I= upptr[u]) 
tptr2 = tptr2- > next; 
for (i = 0; i < (pt->detail- 1); i++) 
{ 
tptr3-> uplk = pt-> uplk; 
tptr3->txstat = pt-> txstat; 
tptr3-> dnlk = pt-> dnlk; 
tptr3- > rxstat = pt- > rxstat; 
tptr3-> type= pt-> type; 
tptr 3-> detail = pt- > detail; 
tptr3 = tptr3-> next; 
tptr3-> uplk = pt-> uplk; 
tptr3-> txstat = pt-> txstat; 
tptr3- > dnlk = pt- > dnlk; 
tptr3-> rxstat = pt-> rxstat; 
tptr3-> type= pt-> type; 
tptr3- >detail = pt- >detail; 
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if (tptr2 == upptr[u] II upptr[u] == nullptr) upptr[u] = tptr3; 
else 
{ 
if (tptr3 I= upendptr[u]) upptr[u]->next = tptr3->next; 
else upendptr[u] = upptr[u]; 
tptr3- > next = tptr2- > next; 
tptr2-> next= tptrl; 
up_ctr[u] = up_ctr[u] + pt-> detail; 
dn_ctr[d] = dn_ctr[d] + pt->detail; 
} /* end of ass_pack.O */ 
endcct() /*to end a circuit*/ 
{ 
register short u, d; 
slot *tptr, *prevptr; 
u = rqptr-> uplk; 
d = rqptr- > dnlk; 
tptr = uphdptr[u]; 
prevptr = uphdptr[u]; 
while ( prevptr I= upendptr[u] && 
tptr-> txstat I= rqptr-> txstat II 
tptr-> dnlk != rqptr- > dnlk II 
tptr-> rxstat != rqptr- > rxstat II 
tptr- >type I= cct_sw II 
tptr- > detail != rqptr- > detail ) 
if (tptr != uphdptr[u]) prevptr = prevptr->next; 
tptr = tptr-> next; 
if (prevptr I= upendptr[u]) 
{ /* this cct exits • I 
if (upptr[u] == uphdptr[u]) upptr[u] = nullptr; 
else 
if (tptr == upptr[u]) upptr[u] = prevptr; 
else 
{ 
if (uphdptr[u] = tptr) uphdptr[u] = tptr-> next; 
else prevptr- > next = tptr- > next; 
upendptr[u]-> next= tptr; 
upendptr[u] = upendptr[u]->next; 
--------- --- -------------------
up_ctr[u]-; 
dn_ctr[d]--; 
prevptr = uphdptr[d]; 
tptr = uphdptr[d]; 
while ( prevptr I= upendptr[u] && 
tptr-> txstat I= rqptr-> rxstat II 
tptr-> dnlk I= rqptr-> uplk II 
tptr-> rxstat I= rqptr-> txstat II 
tptr-> type I= cct_sw II 
tptr-> detail I= rqptr- >detail ) 
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if ( tptr I= uphdptr[d]) prevptr = prevptr->next; 
tptr = tptr- > next; 
} 1• end of while • I 
if (upptr[d] = uphdptr[d]) upptr[d] = nullptr; 
else 
if ( tptr == upptr[d]) upptr[d] = prevptr; 
else 
{ 
if (uphdptr[d] == tptr) uphdptr[d] = tptr-> next; 
else prevptr-> next = tptr-> next; 
upendptr[d]-> next= tptr; 
upendptr[d] = upendptr[d]-> next; 
up_ctr[d]-; 
dn_ctr[u]-; 
} 1• end of if • I 
1• end of endcctO • I 
dn_allocO 1• perform downlink time slot assignment */ 
{ 
register short i, j, wh_dnlk, wh_col; 
char any _dat[d_maxbeam]; 
slot *wh_uts[d_maxbeam]; 
for (j = 0; j < maxbeam; j++) 
if (upptr[j] = nullptr) any_dat[j] =no; 
else 
{ 
any _dat[j] = yes; 
wh_uts[j] = uphdptr[j]; 
for (i = 0; i < maxslot; i++) 
{ 
for (j = 0; j < max beam; j++) 
{ 
if (any _dat[j] == yes) 
{ 
wh_dnlk = wh_uts[j]-> dnlk; 
wh_col = dn_col[ wh_dnlk]; 
dnalloc[ wh_dnlk][ wh_col]. wh_uplk = j; 
dnalloc[ wh_dnlk][ wh_col]. wh_upts = i; 
dnalloc[ wh_dnlk][ wh_col].is_empty = no; 
wh_col++; 
if ( wh col == (2 • maxslot)) wh col = 0; 
dn_ooi[wh_dnlk] = wh_col; -
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if (wh_uts[j] == upptr(j]) any_dat[j] =no; 
else 
wh_uts[j] = wh_uts(j]-> next; 
if (dn_col[j] == i II (dn_col[j] - maxslot) == i) 
{ 
} 
dnalloc[j][dn_col[j]].is_empty = yes; 
dn_col[j]++; 
} /*end of for j */ 
}/* end of fori */ 
set_tsatO; 
} /*end of dn_alloc() */ 
set_tsatO /*generate the time slot assignment table*/ 
{ 
register short i, j; 
for (i = 0; i < maxslot; i++) 
{ 
} 
for (j = 0; j < max beam; j++) 
{ 
if (dnalloc[j][i+offset].is_empty == yes) tsat[i][j] = OxOffff; 
else 
tsat[i][j] = lkup_tab[dnalloc[j][i+offset].wh_upts][dnalloc[j][i+offset].wh_uplk]; 
if (offset == 0) offset = maxslot; else offset = 0; 
} /*end of set_tsatO */ 
ch_paraO /* change the parameters */ 
{ 
char *sl, *s2, *s3, *s4, *sS; 
sl = "maxbeam = "; 
s2 = "maxslot = "; 
s3 = "slot_sz = "; 
s4 = "rqtab_sz = "; 
s5 = ''req_pro = "; 
putstring(sl); 
putinteget(maxbeam); 
maxbeam = in_paraCmaxbeam); 
putstring(s2); 
putinteget(maxslot); 
maxslot = in_para(maxs lot); 
pu tstring(s3); 
pu tin teget(s lot_sz); 
slot_sz = in_para(slot_sz); 
putstring(s4); 
putinteget(rqtab_sz); 
rqtab_sz = in_para(rqtab_sz); 
putstring(s5); 
putinteger(req_pro); 
req_pro = in_para(req_pro); 
init_tab(upalloc, uphdptr, upendptr, upptr); 
init_tab(preqtab, prqhdptr, prqendptr, prqptr); 
init_dntab(); 
init_ctr(up_ctr, maxbeam); 
init_ctr(dn_ctr, maxbeam); 
init_ctr(preq_ctr, maxbeam); 
init_lkup(); 
lnk_reqtab(); 
} /* end of ch_paraO */ 
char in_para(p) /* input parameters*/ 
char p; 
{ 
char i, c, *sl, *s2; 
sl = " keep this or not, y or n 
s2 ="new value?? "; 
II . 
; 
putstring(sl); 
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while ((c = rch()) != 'y' && c I= •y• && c I= 'n' && c I= 'N'); 
if ( c = 'n' II c == 'N' ) 
{ 
newline(); 
pu tstring(s2); 
i = getintegerO; 
else i = p; 
newline(); 
return(i); 
} /*end of in_para(O */ 
in_req() /*input requests*/ 
{ 
char *sl, *s2, *s3, *s4, *s5, *s6, *s7, *s8, *s9, ry; 
slot *tptr; 
register int i; 
Sl = "want to change req. no "; 
s2 = "type y or n ? "; 
s3 = "uplk ? "; 
s4 = "txstat ? "; 
s5 = "dnlk ? "; 
s6 = "rxstat ? "; 
s7 = "type ? "; 
s8 = "cctstatus? "; 
s9 = "detail ? .. ; 
tptr = reqtab; 
for ( i = 0; i < rqtab_sz ; i++) 
{ 
putstring(sl); 
putinteger(i); wch(' '); 
putstring(s2); 
while( (ry = rch()) I= 'y' && ry I= 'n') 
{ 
newline(); putstring(s2); 
} 
newline(); 
if (ry = 'y') 
{ 
putstring(s3); 
tptr-> uplk = getintegerO; newline(); 
pu tstring(s4); 
tptr-> txstat = getintegerO; newline(); 
putstring(s5); 
tptr-> dnlk = getinteget(); newline(); 
putstring(s6); 
tptr-> rxstat = getinteget:(); newline(); 
putstring(s7); 
tptr-> type= getintegerO; newline(); 
putstring(s8); 
tptr-> cctstatus = getinteger(); newline(); 
putstring(s9); 
tptr- >detail = getintegerO; newline(); 
} 1• end of if • I 
tptr = tptr- > next; 
} 1• end of for •1 
1• end of in_req() •1 
setsrcO 1• generate test text for the data source •1 
{ 
char •src, •s1, •s2, •s3, •tmp, k; 
short i, j, times, n; 
s1 ="UPLINK"; 
s2 = "TIME SLOT "; 
s3 = "TESTING 0123456789 "; 
src = src_ad; 
for ( i = 0; i < (maxslot I 2); i++) { 
times= 0; 
n=O; 
do { 
tmp = s1; 
while ( •tmp != '\0') 
{ 
for (j = 0; j < maxbeam; j++) 
{ 
•src++ = •tmp; 
src++; 
tmp++; 
n++; 
} 1• end of while • I 
for (j = 0; j < maxbeam; j++) 
{ 
if (j <= 9) { 
•src++ = Ox30 + j; 
src++; } 
else { 
•src++ = Ox41 + j - 10; 
src++; } 
} 1• end of for •1 
n++; 
tmp = s2; 
while ( •tmp != '\0') 
{ 
for (j = 0; j < maxbeam; j++) 
{ 
•src++ = •tmp; 
src++; 
tmp++; 
n++; 
} I* end of while • I 
if ( i > 9) k = Ox41 + i- 10; 
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else k = Ox30 + i; 
for (j = 0; j < maxbeam; j++) 
{ 
*src++ = k; 
n++; 
tmp = s3; 
while ( *tmp I= '\0') 
{ 
for (j = 0; j < max beam; j++) 
{ 
*src++ = *tmp; 
src++; 
tmp++; 
n++; 
} I* end of while • I 
times++; 
} /*end of do*/ 
while (times I= 3); 
while ( n < 125 ) 
{ 
for (j = 0; j < maxbeam; j++) 
{ 
*src++=' '; 
src++; 
n++; 
} /* end of while • I 
} /* end of fori */ 
} I* end of sets reO • I 
pr_tab(head, end, p) /* print the table*/ 
slot *head[], *end[], *p[]; 
{ 
char •s; 
slot *ptr, *addr; 
register int i, k, endtlag; 
short ry; 
-463-
s =" uplk txstat dnlk rxstat type cctstatus detail \r\n"; 
pu tstring(s); 
for ( i = 0; i < maxbeam; i++) 
{ 
ptr = head[i]; 
endtlag = 0; 
if (p[i] == '\0') endflag = 1; else endfl.ag = 0; 
while ( endfiag == 0 ) 
{ 
wch('L'); 
putinteget(i); 
wch(' '); 
wch(' '); 
k = ptr->uplk; 
putinteget{k); wch(' '); 
k = ptr->txstat; 
putinteget{k); wch(' '); 
k = ptr- > dnlk; 
ＭＭＭＭＭＭＭ Ｍ ＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭＭｾＭ ＭＭＭ ---- - --- -
} 
putinteget(k); wch(' '); 
k = ptr-> rxstat; 
putinteget(k); wch(' '); 
k = ptr- > type; 
putinteget(k); wch(' '); 
k = ptr->cctstatus; 
putinteget(k); wch(' '); 
k = ptr- >detail; 
putinteget(k); wch(' '); 
if ((ry = moreline()) == no) 
retum(O); 
else 
if (ry == yes) putstring(s); 
if ( ptr == end[i] II ptr = p[i] ) endtlag = 1; 
else ptr = ptr- > next; 
}/* end of while*/ 
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} /*end of pr_tab() */ 
pr_dntab() /* print the downlink allocation table*/ 
{ 
short i, j, ct, ry; 
char *s; 
s =" W_L W_T W_L W_T W_L W_T W_L W_T W_L W_T\r\n"; 
putstring(s); 
for (i = 0; i < maxbeam; i++) 
{ 
wch('D'); 
putinteger(i); 
wch(' '); 
wch(' '); 
ct= 0; 
for (j = 0; j < (2 • maxslot); j++) 
{ 
if (dnalloc[i][j].is_empty = yes) 
{ 
wch(' '); wch(' '); 
wch(' '); 
wch('E'); 
wch(' '); wch(' '); 
wch(' '); wch(' '); 
else 
{ 
putinteger(dnalloc[i][j].wh_uplk); wch(' '); wch(' '); 
putinteger(dnalloc[i][j].wh_upts); wch(' '); wch(' '); 
wch(' '); wch(' '); 
ct++; 
if (ct = 5 && (j+l) < (2*maxslot)) 
{ 
} 
Ct= 0; 
if (( ry = moreline()) ==no) 
return(O); 
else 
if (ry == yes) putstring(s); 
wch('D'); putinteget(i); 
wch(' '); wch(' '); 
} /* end of for j */ 
if (( ry = moreline()) = no) return(O); 
}/*end of fori */ 
}/'end of pr_dntab() '/ 
pr_t(tab) I' print tsat table'/ 
unsigned short tab[d_maxslot][d_maxbeam]; 
{ 
short i, j, ct, ry; 
for (i = 0; i < max beam; i++) 
{ 
} 
wch('D'); 
pu tin teger(i); 
wch(' '); wch(' '); 
ct= 0; 
for ( j = 0; j < maxslot; j++) 
{ 
} 
wch(' '); wch(' '); 
putinteger( tab[j][i]); 
wch(' '); wch(' '); wch(' '); wch(' '); 
ct++; 
if ( ct == 5 && (j + 1) < maxslot ) 
{ 
ct= 0; 
if (( ry = moreline()) == no) 
return(O); 
wch('D'); 
putinteger(i); 
wch(' '); wch(' '); 
if ((ry = moreline()) = no) return(O); 
} /' end of pr_tO */ 
pr_sink() /*print the data sink content •; 
{ 
char *sl, c, *addr, ry; 
short b, i, j, ct; 
sl = '\r\nprint which downlink 0- 11 ?? "; 
putstring(sl); 
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while (( b = getinteger()) >= 0 && b < maxbeam) 
{ 
addr = ( sink ad + (2 • b) ); 
for ( i = 0; i < maxslot; i++) 
{ 
ct = 0; 
if ((ry = moreline()) ==no) return(O); 
wch('D'); 
putinteger(b); 
wch(' '); 
wch('S'); 
putinteger(i); 
wch(' '); 
wch(' '); 
for (j = 0; j < slot_sz; j++) 
{ 
wch(*addr); 
addr = addr + (2 • maxbeam); 
ct++; 
if (ct = 61) 
{ 
ct =0; 
} 
if ((ry = moreline()) == no) return(O); 
wch('B'); 
putinteger(b); 
wch(' '); 
wch('S'); 
pu tin teger(i); 
wch(' '); 
wch(' '); 
} /* end of for j */ 
} /* end of fori*/ 
newline(); 
putstring(sl); 
} /* end of while *I 
} /* end of prJink */ 
pr_reqtab() /* print the request table */ 
{ 
char *sl; 
slot •tptr; 
register int i; 
short ry; 
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sl = "no: uplk txstat dnlk rxstat type cctstatus detail\r\n"; 
tptr = req tab; 
putstring(sl); 
for ( i = 0; i < rqtab_sz ; i++ ) 
{ 
} 
wch('R'); putinteger(i); wch(':'); wch('\t'); 
putinteger( tptr- > uplk); wch('\t'); 
putinteger(tptr-> txstat); wch('\t'); 
putinteger( tptr- > dnlk); wch('\t'); 
putinteger( tptr- > rxstat); wch('\t'); 
putinteger(tptr-> type); wch('\t'); 
putinteger( tptr- > cctstatus); wch('\t'); 
put integer( tptr- >detail); 
if (( ry = moreline()) == no) 
return(O); 
tptr = reqtab[i].next; 
} /* end of pr_reqtab() */ 
-467-
BffiLIOGRAPHY 
1. Miga. K .. Satellite Communications Techrwlogy. 2nd ed .. KDD Engineering and Consulting 
Inc .. 1985. 
2. Bhargava. V.K. and et al.. Digital Communications by Satellite. John Wiley Interscience. 
1981. 
3. Feher, K., Digital Communications, Satellite/Earth Station Engineering. Prentice Hall, 1982. 
4. Wu, W.W .. Elements of Digital Satellite Communication, Vol.l. Computer Science Press. 
Inc. 1984. · 
5. Evans. B.G., "Towards the Intelligent Bird" International Journal of Satellite 
Communications, vol. 3, pp. 203- 215. 1985. 
6. Rudge. A.W.. "Sky-hooks, fish-warmers and hub-caps: Milestones in Satellite 
Communications". Space, Communication and Broadcasting. vol. 3, pp. 3-26, 1985. 
7. Pritchard. W.L., "Satellite Communication, An overview of the Problems and Progress", 
Proc. of the IEEE. vol. 65, no. 3, pp. 294-307, March 1977. 
8. Pritchard, W.L .• "The history and future of commercial satellite communications". IEEE 
Communications Magazine, vol. 22. no. 5, pp. 22-27. May 1984. 
9. Clark. A.C .• "Extra terrestrial relays". Wireless World, pp. 305-308, Oct 1945. 
10. Suryadi. and et al.. "PALAPA. past. present and future". AIAA, pp. 721-729. 1982. 
11. Al-Mashat, A. and et al.. "The Arab Satellite Communication System". AIAA, pp. 187-
191. 1982. 
12. Lee. J. and et al.. "INTELSAT Business Services". Proc. of Int'l Conference on Digital 
Satellite Communications. pp. III.1-III.11. 1983. 
13. Bartholome. P .• "Digital Satellite Networks in Europe", Proc. of the IEEE, vol. 72. no. 11. 
pp. 1469-1482, Nov 1984. 
14. Guenin. J.P. and et al., "Towards the Integrated Services Digital Network. Telecom 1", 
Proc. of lnt'l Conference on Digital Satellite Communications, pp. 209-215, 1981. 
15. Crespo. E. and et al., "Digital Satellite services and applications via the Eutelsat Satellite 
Multiservices System". Proc. of Int'l Conference on Digital Satellite Communications, 
pp. 759-764. 1986. 
16. Slabon. R.W. and et al.. "Advanced data and ISDN Services in the DFS Satellite 
Communication System", Proc. of Int'l Conference on Digital Satellite 
Communications. pp. 107-112. 1986. 
17. Phillips. R.O., "Review of the INMARSAT Systems". lEE Colloquium on Satellite 
Communications for the nwbile users, pp. 1.1-1.5, April1985. 
18. Athanassiades, D. and P. Boudrean, "MSAT-plan for implementation of mobile Satellite 
Services in Canada". lEE Colloquium on Satellite Communications for the nwbile users, 
pp. 2.1-2.6, Apri11985. 
19. Galligan, K .• "PROSAT- Future applications of mobile communications by satellite". lEE 
Colloquium on Satellite Communications for the nwbile users, pp. 3.1-3.8, Apri11985. 
20. Gould. R.G. and Y.F. Lum. Communications Satellite Systems: An overview of the 
Techrwlogy, IEEE Press, pp. 79-96. 1976. 
21. Jansky. D.M .. World Atlas of Satellites. Artech House. Inc (USA). pp. 26-43. 1983. 
22. Campanella. S.J .• "Satellite Communications Networks". Proc. of the IEEE. vol. 72, no. 11. 
pp. 1506-1519. Nov 1984. 
23. Makle, C.E., G. Hyde, and T. Inukai. "Satellite Scenarios and Technology for the 1990s". 
IEEE Journal on Selected Areas in Communications. pp. 556-510. May 1987. 
-468-
24. Pelton. J.N. and W.W. Wu. "The challenge of 21st Century Satellite Communications: 
INTELSAT Enters the second millennium", IEEE Journal on Selected Areas in 
Communications, pp. 571-591, May 1987. 
25. Nuspl. P.P .. R. Peters. and T. Abdel-Nabi. "On-board processing for communications 
satellite systems. systems & benefits" Proc. of the lnt'l Conference on Digital Satellite 
Communications. pp. 137-148, 1986. 
26. Fiorica. F .. "Use of regenerative repeaters in digital communications satellites". AIAA. pp. 
524-532. 1978. 
27. Hansell. P .. "Future Communications Satellite Missions and Potential for on-board 
baseband processing". lEE Colloquium on Communication Satellite on-board processing. 
Nov 1984. 
28. Graebner. J.C .. "Advanced Communication Technology Satellite: systems description", 
IEEE Global Telecommunication Conference. pp. 559-561. 1986. 
29. Moat. R.L .• "ACTS baseband processing". IEEE Global Telecommunication Conference. pp. 
578-583. 1986. 
30. Bagwell. J.W .. "Technology achievements and projections for Communication Satellites 
of the future". AIAA. pp. 289-297. 1986. 
31. Perrotta. G.. "The Design of the IT A TSA T payload for 20/30 GHz domestic 
preoperational communications and 40/50 GHz propagation experiments". Proc. of the lnt'l 
Conference on Communications, pp. 829-835. 1984. 
32. Hughes, C.D. and P. Bartholome. "Plans for the use of the Olympus Satellite". IAF. pp. 
331, 1986. 
33. Lopriore. M., "Introduction", Workshop on advanced on-board processing for 
Telecommunication Satellitelfl, The Netherlands 21-22 May 1984. 
34. Mori. T. and T. lida. "Japan's Space development Programs for Communications: An 
overview". IEEE Journal on Selected Areas in Communicationsfl, pp. 624-629, May 1987. 
35. Betaharon, K. and et al., "On-board processing for communication satellite program". Proc. 
of lnt'l Conference on Digital Satellite Communications, pp. 421-426. 1986. 
36. Study and development of on-board processing for telecommunication satellites by British 
Aerospace and University of Surrey, Study note on WP111. Dec 1984. 
37. Bartholome. P. and S.E. Dinwiddy. "European Satellite system for business 
Communications". Proc. of the lnt'l Conference on Communications. pp. 51.5.1-51.5.1. 
1980. 
38. Serpell, S.C.. Specialised Services Satellite Systems 1980-1996. MSc. Dissertation. 
University of Essex 1980. 
39. Lombard, D. and D. Rouffet. "Satellite switching concepts for the European business 
services in the Nineties". Proc. of the lnt'l Conference on Communications. pp. 37.1.1-
37.1.4. 1981. 
40. Lombard. D. and D. Rouffet. "Experimental and Preoperational Issues for the next 
generation of business communication satellite". Proc. of lnt'l Conference on Digital 
Satellite Communication. pp. 111.30-III.40. 1983. 
41. Study and development of on-board · processing for telecommunication satellite by British 
Aerospace and University of Surrey. Study note on WP122. March 1985. 
42. Lopriore. and et al.. "A Unifying Concept for future fixed satellite service payloads for 
Europe" ESA Journal. 1982. 
43. Lu. S.C .. Transmultiplexer for on-board processing satellites. PhD thesis, University of 
Surrey 1988. 
44. Shoamanesh. A. and et al.. "Telesat Canada's ANIK E communications satellite systems". 
12th AIAA International Communication Satellite Systems Conference, pp. 122-128. 
-469-
1988. 
45. Marconicchio, F. and et al., "The Italsat satellite on-board baseband processor. concept 
and technologies". IEEE Global Telecommu.nications Conference, pp. 937-941. 1987. 
46. Anderson. R.E and R.S. Cooperman, "The United States regional mobile satellite system". 
12th AIAA International Commu.nications Satellite Systems Conference, pp. 511-514, 
1988. 
47. Smith. G.K.. "Inmarsat plans for early introduction of aeronautical satellite 
communications". International Conference on Communications. pp. 494-498. 1987. 
48. Dement. D.K .. "AvSAT: An aeronautical satellite communications systems" International 
Conference on Commu.nications. pp. 499-503, 1987. 
49. Nakagawa. K. and et al.. "Fixed and mobile satellite communication systems for ETS-VI", 
12th AIAA International Commu.nication Satellite Systems Conference, pp. 612-616. 
1988. 
50. Naderi. F. and S.J. Campanella. "NASA's advanced communications technology satellite 
(ACTS)". 12th AIAA International Communication Satellite Systems Conference. pp. 
204-224. 1988. 
51. Inukai, T. and et al.. "ACTS TDMA network control architecture". 12th AIAA 
International Communication Satellite Systems Conference. pp. 225-239. 1988. 
52. Moat. R.L and et al. "Hardware realisations of a baseband processors for a 
SS/FDMA/TDMAIDAMA system". 12th AIAA International Commu.nication Satellite 
Systems Conference, pp. 430-437. 1988. 
53. Campanella. S.J. and et al., "Future switching satellites", 12th AIAA International 
Commu.nication Satellite Systems Conference, pp. 264-2 73, 1988. 
54. Hicks. P.J .. Semi-custom IC design and VLSI, lEE Digital Electronics and Computing Series 
2, Peter Peregrinus Ltd. Chapter 3. 1983. 
55. Hurst, S.L .. Custom-specific integrated circuits: design and fabrication, Marcel Dekker Inc .• 
USA, pp.114-120. 1985. 
56. Bernhard, R., "Advanced CMOS logic presents stiff competition for schottky". Electronic 
Design. pp. 77-84, 17, Apri11986. 
57. Bennett. E .• "Startup is first to market with submicron CMOS chips" Electronics. pp. 14. 7, 
April1986. 
58. Evaluation of VLSI Technology, Plessey Research (Caswell) Limited, under 
ESTEC/contract no. /81/NUGM(SC), final report, April1984. 
59. Okuda. N. and et al.. "Semicustom and custom LSI technology". Proceedings of IEEE, vol. 
74. no. 12, pp. 1636-1645, Dec 1986. 
60. Fox. J., "Cell-based design: a review", lEE Proceedings Part!, vol. 133. no. 3, pp. 77-82. 
June 1986. 
61. Arnold, J.S .• "Trends in the application of semiconductor technology", lEE Proceedings 
Part E. vol. 133, no. 2. pp. 50-53. March/ Apri11985. 
62. Beresford. R .• "Comparing gate arrays and standard-cell ICs". VLSI Design, pp. 30-36, Dec 
1983. 
63. Bursky. P., "Distinctions blur between gate arrays and cells as digital technology 
evolves", Electronic Design, pp. 81-86, 13 June 1985. 
64. Milpitas. "Fairchild speed gate-speed turnaround". Electronics, pp. 18-19, 19 Aug 1985. 
65. ESA Workshop on semi-custom VLSI for space applications, European Space and 
Technology Center. The Netherlands. 25-26 Nov 1986. 
66. Wiegand, J., "Gate-Array directory", EDN, pp. 134-151. 25 June 1987. 
-470-
67. Cole. B.C .. "How gate arrays are keeping ahead". Electronics. pp. 48-52. 13 Sept 1985. 
68. Mullin. M .. "High-density CMOS gate arrays". Electronic Design. pp. 86-98. 13 March 
1986. 
69. Dosier. H .. "The role of CMOS gate arrays in high speed system design". VLSI Systems 
Design. pp. 20-26. June 86. 
70. Martin. J. and et al.. "Channelless structure pushes back density limits of CMOS 
standard cells". Electronic Design. pp. 147-154. 13 June 1985. 
71. Lineback. J.R .. "LSI Logic's giantarray breaks the record for usable gate". Electronics. 29 
Oct 1987. 
72. Cole. B.C .• "Here comes the billion-transistor IC". Electronics. pp. 81-85.2 April1987. 
73. Lyman. J .. "VHSIC moves headlong into submicron stage". Electronics. pp. 91-93. 16 April 
1987. 
74. Castellano, R.N .• "VHSIC Program spurs U.S. IC technology". Defense Electronics, pp. 
114-125. June 1986. 
75. Cole. B.C .• "The walls come tumbling down", Electronic, pp. 95-97. 15 Oct 1987. 
76. Dartridge, S.L .. "Silicon-on-insulator technology ... lEE Proceedings Part I. vol. 133. no. 3. 
pp. 66-76. June 1986. 
77. "Reports on SOl process". Electronic Engineering. pp. 8-18. Feb 1987. 
78. Cole. B.C., "Special report: VLSI gives bipolar a second wind", Electronics, pp. 24-28, 7 
April1986. 
79. Cole, B.C .• "ECL's worldwide drive to take over TTL sockets". Electronics. pp. 67-76. 25 
June 1987. 
80. Bursky. D .. "Subnanosecond silicon ECL gate arrays face challenge from GaAs and 
CMOS", Electronic Design. pp. 15-84. 12 June 1986. 
81. Wilson. G .• "Creating low-power bipolar ECLat VLSI densities". VLSI Systems Design. pp. 
84-86. May 1986. 
82. Cole. B.C., "Motorola grabs lead in ECL density using Mosaic lll". Electronics, pp. 71-73. 
19 Feb 1987. 
83. Deltmer. R .• "BiCMOS - getting the best of both worlds". lEE Elet;:tronic & Power, pp. 
499-501, Aug. 1987. 
84. Cole. B.C., "Mixed-process chips are about to hit the big time". Electronics. pp. 27-31, 3 
March 1986. 
85. Cohen. C.L .• "NEC's BiCMOS arrays shatter record". Electronics, pp. 82-83. 6 August 
1987. 
86. Asai, S .• "Semiconductor memory trends", Proceedings of IEEE. pp. 1623-1635, Dec 1986. 
87. "Special issue on logic and memory". IEEE Journal of solid-state circuits, vol. SC-22, no. 5. 
Oct 1987. 
88. Mosley. J.D .• "Static RAMs". EDN. pp. p29-138. 8 Jan 1987. 
89. "International newsletter". Electronic. pp. 51. 9 July 1987. 
90. Lineback. J.R .• "TI finds a new way to shrink SRAM cells". Electronics. pp. 63-65. 23 July 
1987. 
91. Springs. C .• "Design tricks speed up INMOS's SRAMs''. Electronics. pp. 34. 16 April1987. 
92. Cole. B.C .• "Record-setting CPUs. DRAMs and SRAMs star at ISSCC", Electronics. pp. 58-
65. 3 March 1987. 
93. Wright. M .• "High-speed EPROMs", EDN. pp. 133-138. 17 Sept 1987. 
94. Cole. B.C .. "The changing face of nonvolatile memories". Electronics. pp. 61-68. 9 July 
1987. 
. . - .... -· ---- - --------------------
-471-
95. Welch. B.M and et al.. "GaAs integrated circuits manufacturing technology comes of age". 
IEEE Custom Integrated Circuits Conference pp. 67-71. 1986. 
96. Rode, A.G. and J. G. Roper. "GaAs digital IC processing - a manufacturing perspective". 
Solid-state technology, pp. 209-215, Feb 1985. 
97. Barbe, D.P .. Very Large Scale Integration: Fundamentals and Applications. Springer-Verleg 
Berlin Heidelbery New York, pp. 128-177, Chapter 5, 1982. 
98. Larson. L.E. and et al.. "GaAs high speed digital IC technology: An overview". IEEE 
Computer, pp. 21-28, Oct 1986. 
99. Helbig. W .• "An introduction to GaAs microprocessor Architecture for VLSI". IEEE 
Computer, pp. 30-42. March 1986. 
100. Greiling, P.T .• "The future impact of GaAs digital IC's". IEEE Journal on selected areas 
in Communications, vol. 3, no. 2. pp. 384-393. March 1985. 
101. Eden. R.C. and F.S. Lee, "Status and commercial availability of GaAs integrated circuits 
for communication applications". IEEE Military Communication Conference, pp. 3.5.1-
3.5.6 .• 1984. 
102. Morkoc. H. and P.M. Solomon. "The HEMT. a superfast transistor". IEEE Spectrum, pp. 
28-35, Feb. 1984. 
103. Roosild. S.A .• "DARPA GaAs plans and pilot production line projects". IEEE Military 
Communication Conference, pp. 3.1.1-3.1.5., 1984. 
104. "A faster GaAs chip nears production". Electronics. pp. 36-38. 16 April1987. 
105. Bursky. D.. "Digital GaAs ICs emerge from the lab with improved materials 
structures". Electronic Design. pp. 79-88, 12 Dec 1985. 
106. McClean, W.J .• "GaAs market outlook". VLSI Systems Design. pp. 74-82. Feb 1985. 
107. "An update of GaAs technology". Electronic Engineering. pp. 117-141. June 1985. 
108. Welch. B.M. and et al.. "GaAs integrated circuit manufacturing technology comes of age". 
IEEE Custom Integrated Circuit Conference 1986, p67 -71. 
109. Strouth. T. and J. Barrera. "An ECL compatible 4 bit GaAs universal shift register. binary 
counter chip set for Gigahertz system operation". GaAs IC Symposium 1983. pp. p186-189. 
110. "GaAs- Gigabit's new generation". Electronic Engineering. pp. 16-19. Aug 1986. 
111. Pengue. M.L. and et al., "GaAs cell array lets designers fit a fast subsystem into a chip". 
Electronic Design. pp. 217-224, 29 Nov 1984. 
112. "Bit slice ICs kick off era of commercial GaAs LSI". Electronics. pp. 61-64. 18 Sept 1986. 
113. Gary, M.L. and et al.. "A high performance low-power GaAs gate array family". VLSI 
Systems Design, pp. 24-30, July 1987. 
114. Weber. S .• "A better way to protect VLSI circuits from radiation", Electronics, pp. 127-
129, 26 Nov 1987. 
115. Schott. J.T. and W.M. Shedd. "Silicon-on-insulator technologies-- Are we converging on a 
technique of choice ?".IEEE Transaction on Nuclear Science, pp. 1366-1371. Dec 1986. 
116. Cole. B.C., "Is BiCMOS the next technology driver?", Electronics, pp. 55-57. 4 Feb 1988. 
117. Phillips. B.W .• "BiCMOS arrays combine density. speed and power". Electronic Design. pp. 
25-34, 17 March 1988. 
118. Bursky. D .• "Memory ICs". Electronic Design. pp. 71-81. 18 Feb 1988. 
119. Hirayama. M. and et al., "A GaAs 16-kbit static RAM using dislocation-free crystal". IEEE 
Transaction on Electronic Devices. pp. 104-110. Jan 1986. 
120. Naused, B.A. and B.K. Gilbert. "A 32-bit. 200 MHz GaAs RISC for high-throughput 
signal processing environments". IEEE Computer. pp. 8-20. Dec 1987. 
.... ···- -- -- - --------------
-472-
121. Vlahos, H. and V. Milutinovic, ''GaAs chips and digital systems: An overview of R & D 
efforts", IEEE Computer, pp. 28-56, Feb 1988. 
122. vanLint V.A.J and et al., "Correlation of displacement effects produced by electrons, 
protons and neutrons in silicon". IEEE Transaction on Nuclear Science. pp.2663-2667. Dec 
1975. 
123. The reliability handbook volume 1, National Semiconductor, Ch.8 & Appendix A. 1982. 
124. Larin, F. Radiation effects in semiconductor devices, John Wiley, Ch.1.9.10,11, 1968. 
125. vanLint. V.A.J. and et al., Mechanisms of radiation effects in electronic materials, volume 1, 
John Wiley. 1980. 
126. Haffner, J.W .• Radiation and shielding in space. Academic Press. Ch.1.2.3. 1967. 
127. Johnson, F.S .• Satellite environment handbook, 2nd edition. Stanford University Press. 
Ch.3. 
128. MIT, Lincoln Laboratory, Ch.2,3, 1982. 
129. Nichols. D.K.. "A review of dose rate dependent effects of total ionising dose 
irradiation". IEEE Transaction on Nuclear Science. pp. 1016-1024. Dec 1980. 
130. Sah. C.T. and et al.. "Origin of interface states and oxide charges generated by ionising 
radiation". IEEE Transaction on Nuclear Science, pp. 1563-1568. Dec 1976. 
131. Pease. R.L .• "Latchup in bipolar LSI devices". IEEE Transaction on Nuclear Science. pp. 
4295-4301, Dec 1981. 
132. Peckevor. M.C .• "High speed microelectronics for military applications". Proceedings of 
IEEE. vol. 71. no. 5. pp. 657-666. May 1983. 
133. Binder. D. and et al.. "Satellite anomalies from galactic cosmic rays". IEEE Transaction on 
Nuclear Science. pp. 2675-2680. Dec 1975. 
134. Mclean. T.B and et al.. "Charge funneling in n and p type silicon substrate", IEEE 
Transaction on Nuclear Science. pp. 2018-2023. Dec 1982. 
135. Shoga. M. and D. Binder. "Theory of single event latchup in complementary metal 
oxide semiconductor integrated circuits". IEEE Transaction on Nuclear Science. pp. 1714-
1717. Dec 1986. 
136. Smith. D .• "Semicustom ICs for military use meet rigid reliability specs", EDN. pp. 59-70. 
23 Jan 1986. 
137. Wrobel. T.F. and et al.. "Rapid annealing of advanced bipolar microcircuits". IEEE 
Transaction on Nuclear Science. pp. 1721-1726. Dec 1982. 
138. Poblen. F.W. and et al.. "Total dose response of STL and I2L logic devices", IEEE 
Transaction on Nuclear Science. pp. 1727-1732. Dec 1982. 
139. ｾｵｸｨ｢ｯｲｮＮ＠ M.L. and et al.. "Gamma total dose effects on ALS bipolar oxide sidewall 
isolated devices". IEEE Transaction on Nuclear Science. pp. 4105-4109. Dec 1983. 
140. Pease. R.P. and et al.. "Total dose effects in recessed oxide digital bipolar microcircuits". 
IEEE Transaction on Nuclear Science. pp. 4216-4223. Dec 1983. 
141. Pease. R.P. and et al.. "Total dose induced hole trapping and interface state generation in 
bipolar recessed field oxides". IEEE Transaction on Nuclear Science. pp. 3946-3953. Dec 
1985. 
142. "A rad-hard array family evolves from VHSIC". Electronics. pp. 139-140. 26 Nov 1987. 
143. Walls. J .• "A bipolar process for radiation hardness". VLSI Systems Design. pp. 102-103, 
Sept 1986. 
144. Cleveland. D.G. and et al.. "Dose rate effects on MOS microcircuits". IEEE Transaction on 
Nuclear Science. pp. 1348-1353, Dec 1984. 
-473-
145. Johnston. A.H. and et al., "Super recovery of total dose damage in MOS". IEEE Transaction 
on Nuclear Science, pp. 1427-1433, Dec 1984. 
146. Singh, R.S. and et al., "Total dose and charge trapping effects in gate oxides". IEEE 
Transaction on Nuclear Science, pp. 1518-1523, Dec 1984. 
147. Stanley, T. and D. Neamen, "The effects of operating frequency in the radiation induced 
buildups of trapped holes and interface states". IEEE Transaction on Nuclear Science, pp. 
3982-3987, Dec 1985. 
148. Schwank, J.R. and et al., "Radiation induced interface state generation in MOS devices", 
IEEE Transaction on Nuclear Science, pp. 1178-1184, Dec 1986. 
149. Saks, N.S., "Generation of interface states by ionising radiation in very thin MOS oxides", 
IEEE Transaction on Nuclear Science, pp. 1185-1190. Dec 1986. 
150. Buchmans. P. and et al., "Total dose hardness for microcircuits for space environment", 
IEEE Transaction on Nuclear Science, pp. 1352-1358, Dec 1986. 
151. Azarewicz. J.L. and et al., "Dose rate effects on total dose damage". IEEE Transaction on 
Nuclear Science, pp. 1420-1424. Dec 1986. 
152. Boesch. H.E. and et al., "Saturation of threshold voltage shift in MOSFET at high total 
dose". IEEE Transaction on Nuclear Science, pp:· 1193-1197, Dec 1986. 
153. Ritter, P. and et al .• "Spacecraft hardness assurance programs". IEEE Transaction on 
Nuclear Science, pp. 1359-1365. Dec 1986. 
154. Holton. W.C .• "A perspective on CMOS technology trends". Proceedings of IEEE. pp. 
1646-1668, Dec 1986. 
155. Song. Y. and et al.. "The dependence of latchup sensitivity on layout features in CMOS 
IC". IEEE Transaction on Nuclear Science, pp. 1493-1498, Dec 1986. 
156. Rung. R.D. and H. Momose. "DC holding and dynamic triggering characteristics of 
bulk CMOS latchup", IEEE Transaction on Electronic Devices, pp. 1647-1651, Dec 1983. 
157. Adams. J.R. and R.J. Sokel. "Neutron irradiation for ｰｲ･ｶ･ｮｾｩｯｮ＠ of latchup in MOS IC", 
IEEE Transaction on Nuclear Science, pp. 5069-5073. Dec 1979. 
158. Daves, W.R. and G.F. Derbenwick, "Prevention of CMOS latchup by gold doping", IEEE 
Transaction on Nuclear Science, Dec 1976. 
159. Ochoa. A. and et al., "Latchup control in CMOS IC". IEEE Transaction on Nuclear Science. 
pp. 5065-5068, Dec 1979. 
160. Main, G., "Radiation hardness in CMOS devices", New electronics, pp. 16-20, 7 June 1987. 
161. Ward. and et al.. "The AMPTE UKS spacecraft". IEEE Transaction in Geoscience Remote 
Sensing. May 1985. 
162. King. E.E .• "Radiation hardened static NMOS RAM". IEEE Transaction on Nuclear Science, 
pp. 5060-5064. Dec 1979. 
163. Winokur. D.S. and et al., "Optimising and controlling the radiation hardness of a 
silicon-gate CMOS process", IEEE Transaction on Nuclear Science. pp. 3954-3960, Dec 
1985. 
164. Borkan. H. and et al., "Radiation hardness of CMOS technology". IEEE Transaction on 
Nuclear Science, pp. 2043-2046, Dec 1977. 
165. Bhura. B.L. and et al.. "Simulation of worst-case total dose radiation effect in CMOS 
VLSI circuits", IEEE Transaction on Nuclear Science, pp. 1546-1550. Dec 1986. 
166. Ropiak. S. and et al., "Total dose effects in the 54HC family of microcircuits". IEEE 
Transaction on Nuclear Science, pp. 1358-1363. Dec 1984. 
167. Wolicki. E.A. and et al.. "Radiation hardness assurance for electronic parts: 
accomplishments and plans". IEEE Transaction on Nuclear Science. pp. 4230-4236. Dec 
1985. 
.. -- .. ------- ---------------
-474-
168. Singh. R.S. and et al.. "Total dose and charge trapping effects in gate oxides for CMOS 
LSI devices". IEEE Transaction on Nuclear Science, pp. 1518-1523. Dec 1984. 
169. Hatano. H. and et al.. "Total dose radiation hardened latchup free CMOS structures 
for radiation-tolerant VLSI designs", IEEE Transaction on Nuclear Science, pp. 1505-1509. 
Dec 1986. 
170. Voss. H.D. and et al.. "Thirty megarad CMOS gate array for spacecraft applications". IEEE 
Transaction on Nuclear Science. pp. 1364-1367, Dec 1984. 
171. Ansell, G.P. and J.S. Tirado. "CMOS in radiation environment". VLSI Systems Design. pp. 
28-36. Sept 1986. · 
172. Main. G., "Radiation hardness in CMOS devices", New electronics, pp. 16-19. 9 June 1987. 
173. Brucker. G.J. and et al.. "Design and performance of two 1K CMOS/SOS hardened RAM". 
IEEE Transaction on Nuclear Science. pp. 1920-1925. Dec 1983. 
174. Napoli. L.S. and et al.. "CMOS/SOS 4K RAM hardened to 100Krads(Si)". IEEE Transaction 
on Nuclear Science, pp. 1707-1711. Dec 1982. 
175. Davis, G.E. and et al., "Total dose radiation bias effect on laser-recrystallised SOl 
MOSFET", IEEE Transaction on Nuclear Science, pp. 1685-1689, Dec 1982. 
176. Tsaur, B.Y. and et al.. "Radiation-hardened JFET devices and CMOS circuits fabricated in 
SOl films", IEEE Transaction on Nuclear Science, pp. 1372-1376, Dec 1986. 
177. Mao. B.Y. and et al.. "Total dose characterisations of CMOS devices in oxygen 
implanted silicon-on-insulator". IEEE Transaction on Nuclear Science, pp. 1702-1705, Dec 
1986. 
178. Zuleag. R .. "Radiation effect in GaAs JFET". IEEE Transaction on Nuclear Science, pp. 
1343-1354, Dec 1980. 
179. Pickel. J.C. and et al.. "Cosmic ray induced errors in MOS memory cells". IEEE 
Transaction on Nuclear Science, pp. 1166-1171. Dec 1978. 
180. Pickel, J.C. and et al.. "Cosmic ray induced errors in MOS devices", IEEE Transaction on 
Nuclear Science, pp. 1006-1011, Dec 1980. 
181. Vall. P.J. and et al., "Scaling of gamma dose rate upset threshold in high density 
memories". IEEE Transaction on Nuclear Science, pp. 4240-4245. Dec 1983. 
182. Diehl. S.E. and et al.. "Error analysis and prevention of cosmic ion-induced soft error in 
static CMOS RAM", IEEE Transaction on Nuclear Science, pp. 2032-2039, Dec 1982. 
183. Carter. P.M. and B.R.Wilkins, "Influences on soft error rates in static RAMs", IEEE 
Journal of solid-state circuits, pp. 430-436, June 1987. 
184. Petersen, G.L. and et al.. "Suggested single events upsets figure of merits". IEEE 
Transaction on Nuclear Science, pp. 4533-4539, Dec 1983. 
185. Diehl-Nagle, S.E. and et al., "Single event upset rate prediction for complex logic systems". 
IEEE Transaction on Nuclear Science, pp. 1132-1138, Dec 1984. 
186. Koga. R. and et al., "Techniques of microprocessor testing and SEU rate prediction", IEEE 
Transaction on Nuclear Science. pp. 4219-4224, Dec 1985. 
187. Chanette. D.C. and et al., "The solar flare heavy ion environment for single event 
upsets. a summary -of observation over the last solar cycles", IEEE Transaction on 
Nuclear Science, pp. 1217-1222. Dec 1984. 
188. Bendel. W.L. and et al.. "Proton upsets in orbit", IEEE Transaction on Nuclear Science, pp. 
4481-4485, Dec 1983. 
189. Petersen, E.L. and et al.. "Calculation of cosmic-ray induced soft upsets and scaling in 
VLSI devices", IEEE Transaction on Nuclear Science, pp. 2055-2063, Dec 1982. 
-475-
190. Blake. J. and R. Mandel. ,.On orbit observations of single event upset in Harris HM-
6508 1K RAMs ... IEEE Transaction on Nuclear Science, pp. 1616-1619. Dec 1986. 
191. Nichols. D.K. and et al.. "Trends in parts susceptibility to single event upset from heavy 
ions". IEEE Transaction on Nuclear Science. pp. 4189-4194. Dec 1985. 
192. Maier. R.J. and et al.. "Low power error correction architecture for space". IEEE 
Transaction on Nuclear Science. pp. 4333-4338. Dec 1983. 
193. Price. W.E. and et al.. "Single event upset susceptibility of low power schottky devices". 
IEEE Transaction on Nuclear Science. pp. 2064-2066. Dec 1982. 
194. Hauser. J. R. and S.E. Diehl. "Comparisons of single event vulnerability of GaAs SRAMs". 
IEEE Transaction on Nuclear Science, pp. 1590-1596. Dec 1986. 
195. Zuleeg. R. and et al.. "Single event upsets of complementary GaAs static RAMs due to 
heavy ions". IEEE Transaction on Nuclear Science, pp. 1121-1123, Dec 1984. 
196. Andrew. J. L. and et al.. "Single event error immune CMOS RAM'. IEEE Transaction on 
Nuclear Science. pp. 2040-2043. Dec 1982. 
197. Johnson. R.L. and S.E. Diehl. "An improved single event resistive-hardening technique 
for CMOS static RAM". IEEE Transaction on Nuclear Science. pp. 1730-1733. Dec 1986. 
198. Retzler. J.P. and et al .• "Fault tolerant memories for single particle radiation". IEEE 
Transaction on Nuclear Science. pp. 3998-4003. Dec 1981. 
199. vanTilborg. A.M. and et al.. "Circumventions against logic upsets in ballistic missile 
defense multi-computer system". IEEE Transaction on Nuclear Science. pp. 4384-4388, 
Dec 1981. 
200. Abraham. J.A. and et al.. "Memory system design for tolerating single event upsets". IEEE 
Transaction on Nuclear Science. pp. 4339-4344. Dec 1983. 
201. Massengill. L.W. and et al .• "Transient radiation upset simulations of CMOS memory 
circuits". IEEE Transaction on Nuclear Science. pp. 1337-1343. Dec 1984. 
202. Massengill. L. W. and et al .• "Analysis of transient radiation upset in a 2K SRAM". IEEE 
Transaction on Nuclear Science. pp. 4026-4030, Dec 1985. 
203. Massengill, L.W. and et al.. "Factors contributing to CMOS static RAM upset". IEEE 
Transaction on Nuclear Science, pp. 1524-1529. Dec 1986. 
204. Lyman. J .. "POT starts boiling in MIL-STD-1750A chip sets". Electronics. pp. 50-51. 20 
Jan 1986. 
205. Naegele. T .• "RCA and Rockwell build "rad-hard· 1750A chip set". Electronics. pp. 91-94. 
11 June 1987. 
206. Sorensea. R. Harboe- and et al.. "The single event upset risk assessment of Z80A. 8086 
and 80C86 microprocessor intended for use in a low altitude polar orbit". IEEE 
Transaction on Nuclear Science. pp. 1626-1631. Dec 1986. 
207. Koga. R. and W.A. Kolasinski. "Heavy ion-induced single event upsets of microcircuits: a 
summary of the aerospace corporate test data". IEEE Transaction on Nuclear Science, pp. 
1190-1195. Dec 1984. 
208. Li. K.W. and et al., "An HDL simulation of the effects of single event upset in 
microprocessor program flow". IEEE Transaction on Nuclear Science. pp. 1139-1144 . . Dec 
1984. 
209. Koga. R. and et al.. "Techniques of microprocessor testing and single event upset rate 
prediction", IEEE Transaction on Nuclear Science, pp. 4219-4224. Dec 1985. 
210. Cusick. J. and et al.. "Single event upset vulnerability of Zilog Z80 and NSC-800 
microprocessors". IEEE Transaction on Nuclear Science. pp. 4206-4211. Dec 1985. 
211. Tront. J.G. and et al.. "Software techniques for detecting single event upsets in satellite 
computers". IEEE Transaction on Nuclear Science. pp. 4225-4228. Dec 1985. 
-476-
212. Nickols, P.K. and et al., "Single event upset of semiconductor devices, a summary of JPL 
test data", IEEE Transaction on Nuclear Science, pp. 4520-4526, Dec 1983. 
213. Sanders, T.J. and et al., "A radiation hardened 1K bit dielectric isolation RAM". IEEE 
Transaction on Nuclear Science, pp. 1733-1736, Dec 1982. 
214. Measel, P.R. and et al.. "Radiation response of several memory device types". IEEE 
Transaction on Nuclear Science, pp. 1416-1419, Dec 1980. 
215. Measel, P.R. and et al., "Development of a hard microcontroller", IEEE Transaction on 
Nuclear Science, pp. 1738-1742. Dec 1976. 
216. Witteleo. A.W. and et al.. "Radiation response of advanced dynamic RAMs". IEEE 
Transaction on Nuclear Science, pp. 1665-1668, Dec 1982. 
217. Wilkin, N.D. and et al., "Temperature effect on failure and annealing behaviour in 
dynamic RAM". IEEE Transaction on Nuclear Science. pp. 1669-1673. Dec 1982. 
218. Linderman. P. and et al.. "EPROM erasure in transient and total dose gamma 
environment". IEEE Transaction on Nuclear Science. pp. 1674-1675. Dec 1982. 
219. Yue, H. and et al., "Radiation response of 64K-bit and 128K-bit ultraviolet erasable 
programmable read only memories". IEEE Transaction on Nuclear Science. pp. 4282-4284. 
Dec 1983. 
220. Rensner. G.D. and et al.. "Nuclear radiation response of Intel 64K-bit and 128K-bit 
HMOS ultraviolet erasable programmable read only memories". IEEE Transaction on 
Nuclear Science. pp. 4056-4060, Dec 1985. 
221. Witteley. A.A. and et al., "Prompt and total dose response of hard 4K and 16K CMOS 
static RAMs". IEEE Transaction on Nuclear Science. pp. 1354-1357. Dec 1984. 
222. Carver, D.A. and et al.. ''A manufacturable 100 ns 16K x 1 radiation hardened CMOS 
SR.AM'. IEEE Transaction on Nuclear Science, pp. 1530-1534. Dec 1986. 
223. Newman, W.H. and J.E. Rauchfuss IEEE Transaction on Nuclear Science, pp. 4036-4039, 
Dec 1986. 
224. Christiansen. J.J. and et al.. "Characterisation summary for a radiation hardened 16K x 1 
SRAM'. IEEE Transaction on Nuclear Science. pp. 1535-1540, Dec 1986. 
225. Berger. R. and et al.. "Transient and total dose radiation properties of the CMOS/SOS EPIC 
chip set". IEEE Transaction on Nuclear Science, pp. 4256-4263. Dec 1983. 
226. Notthoff. J.K. and et al.. "Radiation hardness of 256-bit GaAs C-JFET RAM", IEEE 
Transaction on Nuclear Science, pp. 4061-4065. Dec 1985. ,;. 
227. Woods. J.P. and et al., "Total dose susceptibility of SBP9989 microprocessor". IEEE 
Transaction on Nuclear Science. pp. 1740-1743, Dec 1982. 
228. Ellis. T .• "Radiation effects characterisation of SBP9900A 16-bit microprocessor". IEEE 
Transaction on Nuclear Science, pp. 4735-2739. Dec 1979. 
229. Baxter. N.E. and et al.. "Evaluation of radiation hardness of Ferranti F100-L 
microprocessor in an operating system", IEEE Transaction on Nuclear Science, pp. 1737-
1739, Dec 1982. 
230. Will, W.E. and et al.. "Total dose response of Z80A and Z8002 microprocessor". IEEE 
Transaction on Nuclear Science. pp. 4046-4050. Dec 1981. 
231. Guenzer, C.S. and et al.. "Single event upset in NMOS microprocessor". IEEE Transaction 
on Nuclear Science, pp. 3955-3958. Dec 1981. 
232. Scarpulla, J. and et al.. "Rapid annealing response of hardened 1802 bulk CMOS 
microprocessor". IEEE Transaction on Nuclear Science. pp. 1442-1448. Dec 1980. 
233. Gingerich. B.L. and et al., "Total dose and dose rate radiation characterisation of epi-
CMOS radiation on hardened memory and microprocessor devices". IEEE Transaction on 
Nuclear Science, pp. 1332-1336. Dec 1984. 
-------- ------------------------
-477-
234. Brucker, G.J. and et al.. "Transient radiation response of hardened CMOS/SOS 
microprocessor and memory". IEEE Transaction on Nuclear Science, pp. 1432-1435, Dec 
1980. 
235. "Coming to Europe with a rad-hard processor11 , Electronic Engineering. p. 8 & 12, Feb 
1987. 
236. Albuquerque, N.M .• "Sandia opens the way to denser rad-hard ICs". Electronic, pp. 22-23, 
3 March 1986. 
237. Browning. J.S. and et al., "Single event upset rate estimates for a 16k CMOS static RAM", 
IEEE Transaction on Nuclear Science, pp. 4133-4139. Dec 1985. 
238. Adams J.H. and et al., "The natural radiation environment inside spacecraft". IEEE 
Transaction on Nuclear Science, pp. 2095-2100, Dec 1982. 
239. Fleetwood, D.M. and et al.. "A reevaluation of worst-case postirradiation response for 
hardened MOS transistors". IEEE Transaction on Nuclear Science, pp. 1178-1183. Dec 
1987. 
240. Shoga. M. and et al.. "Verification of single event upset rate estimation methods with on-
orbit observations". IEEE Transaction on Nuclear Science, pp. 1256-1261, Dec 1987. 
241. Eoutendyk. J.A. and et al., "Single event upset in a DRAM with on-chip error correction", 
IEEE Transaction on Nuclear Science, pp. 1310-1315, Dec 1987. 
242. Fu. J.S. and et al.. "Processing enhanced SEU tolerance in high density SRAMs". IEEE 
Transaction on Nuclear Science, pp. 1322-1325. Dec 1987. 
243. Nichols. D.K. and et al.. "Recent trends in parts SEU susceptibility from heavy ions". IEEE 
Transaction on Nuclear Science, pp. 1332-1337, Dec 1987. 
244. Sokol, J.H. and et al.. "Advantage of advanced CMOS over advanced TTL in a cosmic 
ray environment", IEEE Transaction on Nuclear Science, pp. 1338-1340, Dec 1987. 
245. Sanderson. T.K. and et al.. "Single event upset measurements using8 2529CF Fission 
particles on CMOS SRAMs subjected to a continuous period of low dose rate". IEEE 
Transaction on Nuclear Science, pp. 1287-1291. Dec 1987. 
246. Y.Song. and et al.. "Parametric investigation of latchup sensitivity in 1.251-'m CMOS 
technology". IEEE Transaction on Nuclear Science, pp. 1431-1437, Dec 1987. 
247. Lee, K.H. and et al.. "Radiation hard l.OJ.'m CMOS technology". IEEE Transaction on 
Nuclear Science, pp. 1460-1463, Dec 1987. 
248. Yue. H. and et al., "Radiation response of high speed CMOS integrated circuits", IEEE 
Transaction on Nuclear Science, pp. 1464-1466. Dec 1987. 
249. Johnston. A.H. and R.E. Plaag. "Models for total dose degradation of linear integrated 
circuits", IEEE Transaction on Nuclear Science, pp. 1474-1480, Dec 1987. 
250. Listran. M.A. and et al., "Ionising radiation hardness testing of GaAs technologies". IEEE 
Transaction on Nuclear Science, pp. 1664-1668, Dec 1987. 
251. Tsao, S.S. and et al., "Radiation-tolerant, sidewall-hardened SOI/MOS transistors", IEEE 
Transaction on Nuclear Science, pp. 1686-1691. Dec 1987. 
252. Mao, B.Y. and et al., "Total dose hardening of buried insulator in implanted SOl 
structures". IEEE Transaction on Nuclear Science. pp. 1692-1697. Dec 1987. 
253. Baze. M.P. and et al., "Testing considerations for radiation induced latchup". IEEE 
Transaction on Nuclear Science. pp. 1730-1735. Dec 198 7. 
254. Thomlinson, J. and et al., "The SEU and total dose response of the INMOS transputer". 
IEEE Transaction on Nuclear Science, pp. 1803-1807. Dec 1987. 
255. Sexton, F.W. and et al.. "Correlation of radiation effects in transistors and integrated 
circuits", IEEE Transaction on Nuclear Science. pp. 3975-3981. Dec 1985. 
-478-
256. Gyurcsik R.S. and et al.. "Timing and area optimisation of CMOS combinational-logic 
circuits accounting for total-dose radiation effects". IEEE Transaction on Nuclear Science, 
pp. 1386-1391. Dec 1987. 
257. Grinsec. Electronic switching, North-Holland Studies in Telecommunication, volume 2. 
Elsevier Science Publishers, The Netherlands. 1983. 
258. Clos. C .• "A study of non-blocking switching network". Bell System Technical Journal, pp. 
406-424. March 1953. 
259. Campanella. S.J .. "Advantages of TDMA and SS-TDMA in INTELSAT V and VI". 
COMSAT Technical Review, vol. 16, no. 1. pp. 207-237, Spring 1986. 
260. Tirro, S., "Satellite and switching", Space Communication and Broadcasting, pp. 97-133, 
1983. 
261. Fuenzalida, J.C. and et al.. "Summary of the INTELSAT V communications performance 
specifications". COMSAT Technical Review, vol. 7, pp. 311-326. Spring 1977. 
262. Schmidt. W.G., "An on-board switched multiple access system for millimeter-wave 
satellites". 1st International Conference on Digital Satellite Conference, pp. 399-407, 
1969. 
263. Assal. F. and et al., "Satellite switching center for SS-TDMA communications". COMSAT 
Technical Review. pp. 29-68, Spring 1982. 
264. Jarett. K., "Operational aspects of INTELSAT VI SS-TDMA communication system", 
AIAA. pp. 107-111. 1984. 
265. Hoffman, M., "Crossbar switching requirements for future multi-beam TDMA 
communication satellites". AIAA. pp. 302-308. 1980. 
266. Ho. P.T. and et al.. "Dynamic switch matrix for the TDMA satellite switching system". 
AIAA. pp. 135-141. 1982. 
267. Kitazume, S. and et al.. "Switch matrix development for INTELSAT SS-TDMA'1, 
International Conference on Communications. pp. 796-799. 1984. 
268. Takimoto, Y. and et al., "Satellite switching center with switching diagnostics for SS-
TDMA system". International Conference on Global Communications, pp. 1684-1689. 
1986. 
269. Mori. M. and S. Okasaka, "Onboard satellite switch controller for SS-TDMA", 
International Conference on Global Communications, pp. 175-179, 1985. 
270. Ito. Y. and et al., "Analysis of a switch matrix for an SS-TDMA system", IEEE 
Proceedings, pp. 411-419, March 1977. 
271. Inukai, T .• "An efficient SS-TDMA time slot assignment algorithm". IEEE Transaction on 
Communications. pp. 1449-1455, Oct. 1979. 
272. Gopal, I.S. and C.K. Wong. "Minimising the number of switchings in an SS-TDMA 
system". IEEE Transaction on Communications. pp. 497-501. June 1985. 
273. Gerokoulis. D.P. and et al., "Minimising the schedule length in an SS-TDMA system 
with minimum switchings". International Conference on Global Communications. pp. 157-
161. 1985. 
274. Minoux. M .• "Optimal traffic assignment in a SS-TDMA frame: a new approach by set 
covering and column generation". RA.I.R.O. Operations Research. vol. 20, no. 4. pp. 273-
285, Nov 1986. 
275. Ito, Y. and T. Mizuiko. "Burst time plan for an SS-TDMA system", International 
Conference on Digital Satellite Communications. pp. X.35-X.42, 1983. 
276. Trusty. P.A. and et al.. "Generation of burst time plans for the INTELSAT TDMA 
system", COMSAT Technical Review. pp. 153-188. Spring 1986. 
-479-
277. Carter, C.R .. "Survey of synchronisation techniques for a TDMA satellite-switched 
system", IEEE Transaction on Communications, pp. 1291-1301, Aug 1980. 
278. Cuccia. C.L. and et al.. "Baseline considerations of beam switched SS-TDMA satellite 
using baseband matrix switching". International Conference on Communications, pp. 126-
131, 1977. 
279. Apple. J.H .• "An on-board baseband switch matrix for SS-TDMA", International 
Conference on Digital Satellite Conference, pp. 429-435, 1981. 
280. Kudoh. M. and et al.. "GaAs baseband switching matrix for on-board signal processing". 
International Conference on Global9ommunications. pp. 181-184, 1985. 
281. Belforte. P. and G. Guaschino. "Near term perspectives of LSI implementation of on-
board switching units for SS-TDMA systems". CSELT Technical Report, vol. XI, no. 3, pp. 
171-179, June 1983. 
282. Marcaricchio. F. and B. Arioli, "The Italsat programme". International Journal on Satellite 
Communications. June 1983. 
283. Wong, C.W. and et al., "Baseband switches and transmultiplexers for use to an on-
board processing mobile/business satellite system". International Conference on Digital 
Satellite Communications, pp. 581-596. 1986. 
284. Pennoni, G., "A TST/SS-TDMA telecommunication system: from cable to switchboard in 
the sky", ESA Journal. vol. 8, pp. 151-162, 1984. 
285. Alaria. G.B. and et al., "On-board processor for a TST/SS-TDMA telecommunication 
systems", ESA Journal, vol. 9. pp. 29-37. 1985. 
286. Kato. S. and et al.. "On-board digital signal processing technologies for present and 
future TDMA and SCPC system". IEEE Journal on Selected Areas in Communication, 
pp. 685-700. May 1987. 
28 7. Suzuki. S. and et al.. "A study on on-board baseband switch in multi-beam satellite 
system". Tech. group SE Japan SE85-18 (in Japanese). pp. 19-24. 1985. 
288. Arita. T. and et al.. "A high speed digital satellite switehing network without random 
access memory". International Switching Symposium. pp. 4.1-4.7, May 1984. 
289. Sabourin, D.J. and R.J. Jirbery, "Baseband processor development for SS-TDMA 
communication systems", Pro. Int. Telemetering Conference, Oct 1981. 
290. Thomas. R.E. and D.R. Carroll, "The baseband processor in future satellite communication 
systems". IEEE Proc. 17th Annual Electronics and Aerospace Conference, pp. 151- 155, 
Sept 1984. 
291. Moat. R.L., "ACTS baseband processing". International Conference on Global 
Communications, pp. 578-583, 1986. 
292. Lee, H.W. and J.W. Mark, "Combined random/reservation access for packet-switched 
transmission over a satellite with on..:board processing - part II: multi-beam satellite". 
IEEE Transaction on Communications. pp. 1093-1104, Oct 1984. 
293. Chen. C.L. and M.Y. Hsiao. "Error-correcting codes for semiconductor memory 
applications: a state-of-the-art review". IBM Journal Research Develop, vol. 28. no. 2, pp. 
124-134, March 1984. 
294. Aichelmann, F.J .• "Fault-tolerant design techniques for semiconductor memory 
applications". IBM Journal Research Develop, vol. 28, no. 2. pp. 177-183, March 1984. 
295. Berner, W. and W. Grassmann, "A baseband switch for future space applications", Space 
Communication and Broadcasting 5, pp. 71-78, 1987. 
296. The VME bus Specification. Motorola Series in Solid-state Electronics Printex Publishing 
Inc .. Oct 1985. 
297. Shinonago. H. and et al.. "On-board baseband processor for regenerative SS/TDMA 
system". IEEE Global Communications Conference. pp. 930-936. 1987. 
-480-
298. Suzuki. S. and et al., "Channel reallocating on-board baseband switch for SS-
TDMA communications systems". IEEE Global Communications Conference, pp. 924-929. 
1987. 
299. Campanella. S.J. and et al., "Future switching satellites", AIAA. pp. 264-273. 1988. 
60() 
200 
100 
80 
Ｇ ﾷ ｾＭｾＭ ｾ ｾｾ＠ q ; 
ｾ＠ .. 
..___ ,_!....,· 
-57-
----- ｒ･ｦ･ｲ･ｮ｣ｾ＠ [37] 
--
--
-
85 90 
---
ＭＭｾﾷ｟ＬＮＮ＠
--
95 
optimistic 
h 
h 
pessimistic 
-
2000 
Fig.3.1: European bUsiness ｴｲ｡ｦｦｩｾ ﾷ Ｈ､ｩｦｦ･ｲ･ｮｴ＠ ｦｯｲ･｣｡ＺｳｾＩ＠ YEAR 
__________ J 
en 
' 
-
.0 
ｾ＠
500 
400 
300 
200 
100 
80 
-· 
---
,./ 
-
-·-
-·-
85 
-58-
video conferencing (19) 
other services 
total traffic 
/ 
90 
· ｆｩｧＮＳｾＲＺ＠ Total business traffic 
./ 
/ 
.t 
/ 
/ 
/ 
/ 
/ 
/ 
/ 
95 
YEAR 
/ 
/ 
/ 
/ 
/ 
/ 
2000 
-63-
(A) Global coverage 
{B) Global coverage with regenerative 
transponders 
(C) Global coverage with dual 
polarisation 
ｾ＠ (D) Two satellites I I 
.0 (E) Multi-beam coverage and 
:E regenerative transponders and/or 
20/30 GHz 
eoo 
E 
600 
400 
3oo · - -- - -D 
- . ---- ·--- -c 
200 
-- ＭＭｾＭ ___ __;_ _____ 8 
------- --------A 
100 
80 85 2000 90 95 YEAR 
Fig3.3: System development. · 
FR
OM
 
BE
AM
 
1 
A:
 
am
pl
ifi
er
 
D:
 
do
w
n-
co
nv
er
te
r 
U:
 
u
p-
co
nv
er
te
r 
F: 
fil
te
r 
B:
 
bu
ffe
r 
TM
: 
tr
an
sm
ul
tip
le
xe
r 
D
M
: 
de
m
od
ul
at
or
 
M
O
D
: 
m
o
du
la
to
r 
Fi
g:
 
3.8
 
CO
NI
RC
L 
SI
G
N
A
LS
 
TO
 
BE
AM
 
1 TO
 
BE
AM
 
13
 
LD
R:
 
lo
w
 d
at
a 
ra
te
 
M
D
R:
 
m
ed
iu
m
 d
at
a 
ra
te
 
H
D
R:
 
hi
gh
 d
at
a 
ra
te
 
Tr
an
sp
on
de
r 
si
m
pl
ifi
ed
 b
lo
ck
 d
ia
gr
am
 f
or
 t
he
 p
ro
po
se
d 
bu
si
ne
ss
 s
a
te
lli
te
 s
ys
te
m
 
I 
-
-
4 0
\ 
-248-
Devire Technology Threshold Composite Error rate 
LET cross section (e.r.ror I device-day) 
(MeV-cm2/mg) (J£ m 2/ device) (at geosynch. orbit) 
RCA 1802 CMOS >80 <50 <LOX 10-8 
MDAMD2815 CMOSSOS >120 <60 <2.0X 10-9 
AMDAM2901B LSTTL 4 3X104 9.0x1o-3 
AMDAM2901C ECL 8 5X104 4.0x1o-3 
Sandia SA2901 CMOS >100 <1 <5.0x1o-10 
Sandia SA2901 CMOS(80k) >100 <1 <5.0x1o-10 
Sandia SA3000 . . CMOS 40 50 1.6x 10-7 
MOTM6800 NMOS 7 3X104 3.1x1o-3 
Harris 80C86 CMOS 11 6X106 2.5X 10-l 
Harris 80C86 CMOS/epi 11 6X106 2.5x1o-1 
SIG 8X300 ECLfffL 18 2X105 2.3x1o-5 
SIG 8X305 ECLITTL 3 2.5X105 1.0x1o-3 
FSC F9445 I2L 20 1.5X104 1.9X10-4 
TI 9900 I2L 20 1.5x 104 1.9x 10-4 
TI 9989 I2L 13 2.0X104 5.9X10-4 
Table 5.11: SEU test results and upset rates prediction for different microprocessors [209] 
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